


HOMEWORK 1:

Code RTL:

register_file.v:



The screenshot shows a web browser window with the address bar displaying "6. mserver.ictc.edu.vn (huugiap)". The browser has several tabs and a toolbar with icons for "Detach tab", "Fit to window size", "Fullscreen", "Set connection password", "Toggle scaling", and "Hide b". The main content area shows a terminal window titled "Terminal - register_file.v + (~...". The terminal window has a menu bar with "File", "Edit", "View", "Terminal", "Tabs", and "Help". The terminal displays the following Verilog code:

```
14 module register_file (  
15     input          clk,  
16     input          rst_n,  
17  
18     // Bus Interface Signals  
19     input          wr_en,  
20     input          rd_en,  
21     input [9:0]    addr,  
22     input [31:0]   wdata,  
23     output reg [31:0] rdata  
24 );  
25  
26 reg [31:0] data0_reg; // DATA0 0x0  
27 reg [31:0] data1_reg; // DATA1 0x8  
28  
29 // Sequential Logic:  
30 always @(posedge clk or negedge rst_n) begin  
31     if (!rst_n) begin  
32         data0_reg <= 32'h00000000;  
33         data1_reg <= 32'hFFFFFFF;  
34     end else begin  
35         if (wr_en) begin  
36             if (addr == 10'h000) begin  
37                 data0_reg <= wdata;  
38             end  
39             else if (addr == 10'h008) begin  
40                 data1_reg <= wdata;  
41             end  
42         end  
43     end  
44 end  
45  
46 // Combinational Logic  
47 always @(*) begin  
48     if (!rd_en) begin  
49         rdata = 32'h00000000;  
50     end else begin  
51         case (addr)  
52             10'h000 : rdata = data0_reg; // Read DATA0  
53             10'h004 : rdata = data0_reg; // Read SR_DATA0  
54             10'h008 : rdata = data1_reg; // Read DATA1  
55             10'h00C : rdata = data1_reg; // Read SR_DATA1  
56             default : rdata = 32'h00000000; // Read As Zero (RAZ) for all other addresses  
57         endcase  
58     end  
59 end  
60 endmodule
```

Code testbench:

```
 8 //-----//
 9 `timescale 1ns / 1ps
10
11 module test_bench;
12
13 reg      clk_tb;
14 reg      rst_n_tb;
15 reg      wr_en_tb;
16 reg      rd_en_tb;
17 reg [9:0] addr_tb;
18 reg [31:0] wdata_tb;
19 wire [31:0] rdata_tb;
20
21 register_file dut (
22     .clk      (clk_tb),
23     .rst_n    (rst_n_tb),
24     .wr_en    (wr_en_tb),
25     .rd_en    (rd_en_tb),
26     .addr     (addr_tb),
27     .wdata    (wdata_tb),
28     .rdata    (rdata_tb)
29 );
30
31 parameter CLK_PERIOD = 10;
32 initial begin
33     clk_tb = 0;
34     forever #(CLK_PERIOD / 2) clk_tb = ~clk_tb;
35 end
36
37 // Stimulus
38 initial begin
39     $display("-----");
40     $display("Testbench Started at time %0t", $time);
41     $display("-----");
42
43     // 1. Initialize inputs and apply reset
44     rst_n_tb = 1;
45     wr_en_tb = 0;
46     rd_en_tb = 0;
47     addr_tb  = 10'h0;
48     wdata_tb = 32'h0;
49     #5; // Wait a bit
50
51     rst_n_tb = 0;
52     $display("[%0t] Applying Reset (rst_n = 0)", $time);
53     #(CLK_PERIOD * 2);
54
```

```

54
55     rst_n_tb = 1;
56     $display("[%0t] Releasing Reset (rst_n = 1)", $time);
57     #(CLK_PERIOD);
58
59     // 2. Read default values after reset
60     $display("[%0t] Reading default values...", $time);
61     rd_en_tb = 1;
62     addr_tb = 10'h000;
63     #(CLK_PERIOD);
64     $display("[%0t] Read DATA0 (addr 0x0): %h", $time, rdata_tb); // Expected: 00000000
65
66     addr_tb = 10'h004; // Read SR_DATA0
67     #(CLK_PERIOD);
68     $display("[%0t] Read SR_DATA0 (addr 0x4): %h", $time, rdata_tb); // Expected: 00000000
69
70     addr_tb = 10'h008; // Read DATA1
71     #(CLK_PERIOD);
72     $display("[%0t] Read DATA1 (addr 0x8): %h", $time, rdata_tb); // Expected: FFFFFFFF
73
74     addr_tb = 10'h00C; // Read SR_DATA1
75     #(CLK_PERIOD);
76     $display("[%0t] Read SR_DATA1 (addr 0xC): %h", $time, rdata_tb); // Expected: FFFFFFFF
77     rd_en_tb = 0;
78     #(CLK_PERIOD);
79
80     // 3. Write to DATA0 and read back
81     $display("[%0t] Writing 0xAAAAAAAA to DATA0...", $time);
82     wr_en_tb = 1;
83     addr_tb = 10'h000;
84     wdata_tb = 32'hAAAAAAAA;
85     #(CLK_PERIOD);
86     wr_en_tb = 0;
87     wdata_tb = 32'h0;
88     #(CLK_PERIOD);
89
90     $display("[%0t] Reading back from DATA0 and SR_DATA0...", $time);
91     rd_en_tb = 1;
92     addr_tb = 10'h000; // Read DATA0
93     #(CLK_PERIOD);
94     $display("[%0t] Read DATA0 (addr 0x0): %h", $time, rdata_tb); // Expected: AAAAAAAA
95
96     addr_tb = 10'h004; // Read SR_DATA0
97     #(CLK_PERIOD);
98     $display("[%0t] Read SR_DATA0 (addr 0x4): %h", $time, rdata_tb); // Expected: AAAAAAAA
99     rd_en_tb = 0;
100    #(CLK_PERIOD);

```

```

100     #(CLK_PERIOD);
101
102     // 4. Write to DATA1 and read back
103     $display("[%0t] Writing 0xBBBBBBBB to DATA1...", $time);
104     wr_en_tb = 1;
105     addr_tb  = 10'h008;
106     wdata_tb = 32'hBBBBBBBB;
107     #(CLK_PERIOD);
108     wr_en_tb = 0;
109     wdata_tb = 32'h0;
110     #(CLK_PERIOD);
111
112     $display("[%0t] Reading back from DATA1 and SR_DATA1...", $time);
113     rd_en_tb = 1;
114     addr_tb  = 10'h008; // Read DATA1
115     #(CLK_PERIOD);
116     $display("[%0t] Read DATA1 (addr 0x8): %h", $time, rdata_tb); // Expected: BBBBBBBB
117
118     addr_tb = 10'h00C; // Read SR_DATA1
119     #(CLK_PERIOD);
120     $display("[%0t] Read SR_DATA1 (addr 0xC): %h", $time, rdata_tb); // Expected: BBBBBBBB
121     rd_en_tb = 0;
122     #(CLK_PERIOD);
123
124     // 5. Attempt to write to R0 register (SR_DATA0 @ 0x4)
125     $display("[%0t] Attempting to write 0xCCCCCCCC to SR_DATA0 (addr 0x4)...", $time);
126     wr_en_tb = 1;
127     addr_tb  = 10'h004;
128     wdata_tb = 32'hCCCCCCCC;
129     #(CLK_PERIOD);
130     wr_en_tb = 0;
131     wdata_tb = 32'h0;
132     #(CLK_PERIOD);
133
134     $display("[%0t] Verifying DATA0 was not affected...", $time);
135     rd_en_tb = 1;
136     addr_tb  = 10'h000; // Read DATA0
137     #(CLK_PERIOD);
138     $display("[%0t] Read DATA0 (addr 0x0): %h", $time, rdata_tb); // Expected: AAAAAAAA (should not change)
139     rd_en_tb = 0;
140     #(CLK_PERIOD);
141
142     // 6. Test Reserved Address Access
143     $display("[%0t] Testing Reserved Address 0x10...", $time);
144     // Write Ignored (WI) test
145     $display("[%0t] Attempting to write 0xDDDDDDDD to Reserved Addr 0x10...", $time);
146     wr_en_tb = 1;

```

```

146     wr_en_tb = 1;
147     addr_tb  = 10'h010;
148     wdata_tb = 32'hDDDDDDDD;
149     #(CLK_PERIOD);
150     wr_en_tb = 0;
151     wdata_tb = 32'h0;
152     #(CLK_PERIOD);
153     $display("[%0t] Verifying internal registers were not affected...", $time);
154     rd_en_tb = 1;
155     addr_tb  = 10'h000; // Read DATA0
156     #(CLK_PERIOD);
157     $display("[%0t] Read DATA0 (addr 0x0): %h", $time, rdata_tb); // Expected: AAAAAAAA
158     addr_tb  = 10'h008; // Read DATA1
159     #(CLK_PERIOD);
160     $display("[%0t] Read DATA1 (addr 0x8): %h", $time, rdata_tb); // Expected: BBBBBBBB
161
162     // Read As Zero test
163     $display("[%0t] Reading from Reserved Addr 0x10...", $time);
164     addr_tb  = 10'h010;
165     #(CLK_PERIOD);
166     $display("[%0t] Read Reserved Addr (addr 0x10): %h", $time, rdata_tb); // Expected: 00000000
167     rd_en_tb = 0;
168     #(CLK_PERIOD * 2);
169
170
171     $display("-----");
172     $display("Testbench Finished at time %0t", $time);
173     $display("-----");
174     $finish;
175 end
176
177 Endmodule

```

```

huugiap@ictc-eda-ldap:~/12_ss12/sim$ make build
vlib work
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Copying /ictc/other/tools/QuestaIntel/questa_fse/linux_x86_64/./modelsim.ini to modelsim.ini
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 00:44:16 on Apr 25,2025
vlog -f compile.f
-- Compiling module register_file
-- Compiling module test_bench

Top level modules:
    test_bench
End time: 00:44:16 on Apr 25,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
huugiap@ictc-eda-ldap:~/12_ss12/sim$ make run

```

```

huugia@ictc-eda-ldap:~/12_ss12/sim$ make run
vsim -debugDB -l test.log -voptargs="+acc -assertdebug -c test_bench -do "log -r /*;run -all;"
Reading pref.tcl
# 2023.3
# vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;"
# Start time: 00:44:19 on Apr 25, 2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-0611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# // Questa Intel Starter FPGA Edition-64
# // Version 2023.3 linux_x86_64 Jul 17 2023
# //
# // Copyright 1991-2023 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.register_file(fast)
# ** Note: (vsim-0900) Creating design debug database vsim.dbg.
# log -r /*

```

```

# run -all
# -----
# Testbench Started at time 0
# -----
# [5000] Applying Reset (rst_n = 0)
# [25000] Releasing Reset (rst_n = 1)
# [35000] Reading default values...
# [45000] Read DATA0 (addr 0x0): 00000000
# [55000] Read SR_DATA0 (addr 0x4): 00000000
# [65000] Read DATA1 (addr 0x8): ffffffff
# [75000] Read SR_DATA1 (addr 0xC): ffffffff
# [85000] Writing 0xAAAAAAAA to DATA0...
# [105000] Reading back from DATA0 and SR_DATA0...
# [115000] Read DATA0 (addr 0x0): aaaaaaaa
# [125000] Read SR_DATA0 (addr 0x4): aaaaaaaa
# [135000] Writing 0xBBBBBBBB to DATA1...
# [155000] Reading back from DATA1 and SR_DATA1...
# [165000] Read DATA1 (addr 0x8): bbbbbbbb
# [175000] Read SR_DATA1 (addr 0xC): bbbbbbbb
# [185000] Attempting to write 0xCCCCCCCC to SR_DATA0 (addr 0x4)...
# [205000] Verifying DATA0 was not affected...
# [215000] Read DATA0 (addr 0x0): aaaaaaaa
# [225000] Testing Reserved Address 0x10...
# [225000] Attempting to write 0xDDDDDDDD to Reserved Addr 0x10...
# [245000] Verifying internal registers were not affected...
# [255000] Read DATA0 (addr 0x0): aaaaaaaa
# [265000] Read DATA1 (addr 0x8): bbbbbbbb
# [265000] Reading from Reserved Addr 0x10...
# [275000] Read Reserved Addr (addr 0x10): 00000000
# -----
# Testbench Finished at time 295000
# -----
# ** Note: $finish      : ../tb/test_bench.v(174)
# Time: 295 ns Iteration: 0 Instance: /test_bench
# End time: 00:44:20 on Apr 25, 2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

```

HOMEWORK 2:

Code RTL:

- counter.v:

```
1 //-----//
2 // Module: counter
3 //-----//
4 // Description:
5 // 8-bit synchronous counter with asynchronous active-low reset,
6 // synchronous enable, and synchronous active-high clear.
7 // Generates a single-cycle overflow pulse.
8 //-----//
9 module counter (
10     input        clk,
11     input        rst_n,
12     input        count_en,
13     input        count_clr,
14     output reg [7:0] count,
15     output reg    overflow
16 );
17
18 reg [7:0] count_next;
19
20 // Sequential logic for counter value
21 always @(posedge clk or negedge rst_n) begin
22     if (!rst_n) begin
23         count <= 8'h00;
24     end else begin
25         count <= count_next;
26     end
27 end
28
29 // Combinational logic for next state and overflow
30 always @(*) begin
31     overflow = 1'b0;
32     if (count_clr) begin
33         count_next = 8'h00;
34     end else if (count_en) begin
35         if (count == 8'hFF) begin
36             count_next = 8'h00;
37             overflow = 1'b1;
38         end else begin
39             count_next = count + 1;
40         end
41     end else begin
42         count_next = count;
43     end
44 end
45
46 endmodule
~
"counter.v" [noeol] 47L, 1331B
```

- register_file_ctrl.v:

```

1 //-----//
2 // Module: register_file_ctrl
3 //-----//
4 // Description:
5 // Register file to control and monitor the 'counter' module.
6 // Generates count_en and count_clr signals.
7 // Reads count value. Handles reserved addresses with RAZ/WI.
8 //-----//
9 module register_file_ctrl (
10     input        clk,
11     input        rst_n,
12
13     input        wr_en,
14     input        rd_en,
15     input [9:0]  addr,
16     input [31:0] wdata,
17     output reg [31:0] rdata,
18
19     input [7:0]  count,
20     output      count_en,
21     output      count_clr
22 );
23
24 reg count_start_reg; // Controls count_en (bit 0 of Ctrl Reg)
25 reg count_clr_reg;   // Controls count_clr (bit 1 of Ctrl Reg)
26
27 // Sequential Logic:
28 always @(posedge clk or negedge rst_n) begin
29     if (!rst_n) begin
30         count_start_reg <= 1'b0;
31         count_clr_reg   <= 1'b0;
32     end else begin
33         if (wr_en && addr == 10'h000) begin
34             count_start_reg <= wdata[0];
35             count_clr_reg   <= wdata[1];
36         end
37     end
38 end
39
40 // Combinational Logic: Control Signal Outputs
41 assign count_en = count_start_reg;
42 assign count_clr = count_clr_reg;
43
44 // Combinational Logic: Read Path
45 always @(*) begin
46     if (!rd_en) begin
47         rdata = 32'h00000000;

```

```

47         rdata = 32'h00000000;
48     end else begin
49         case (addr)
50             10'h000 : // Control Register
51                 rdata = {30'b0, count_clr_reg, count_start_reg};
52             10'h004 : // Status Register
53                 rdata = {24'b0, count[7:0]};
54             default : // Reserved Addresses
55                 rdata = 32'h00000000;
56         endcase
57     end
58 end
59
60 endmodule

```


- counter_top.v:

```
1 //-----//
2 // Module: counter_top
3 //-----//
4 // Description:
5 // Top-level module instantiating and connecting the register file
6 // controller and the counter module.
7 //-----//
8 module counter_top (
9     input          clk,
10    input          rst_n,
11
12    input          wr_en,
13    input          rd_en,
14    input [9:0]    addr,
15    input [31:0]   wdata,
16    output [31:0]  rdata,
17
18    output         overflow
19 );
20
21 wire    count_en_sig;
22 wire    count_clr_sig;
23 wire [7:0] count_val_sig;
24
25 register_file_ctrl reg_ctrl_inst (
26     .clk      (clk),
27     .rst_n    (rst_n),
28     .wr_en    (wr_en),
29     .rd_en    (rd_en),
30     .addr     (addr),
31     .wdata    (wdata),
32     .rdata    (rdata),
33     .count    (count_val_sig),
34     .count_en (count_en_sig),
35     .count_clr (count_clr_sig)
36 );
37
38 counter counter_inst (
39     .clk      (clk),
40     .rst_n    (rst_n),
41     .count_en (count_en_sig),
42     .count_clr (count_clr_sig),
43     .count    (count_val_sig),
44     .overflow  (overflow)
45 );
46
47 endmodule
```

```

huugiapeictc-eda-ldap:~/12_ss12/homework2/sim$ make build
vlib work
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Copying /ictc/other/tools/QuestaIntel/questa_fse/linux_x86_64/./modelsim.ini to modelsim.ini
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 01:13:24 on Apr 25,2025
vlog -f compile.f
-- Compiling module register_file_ctrl
-- Compiling module counter
-- Compiling module counter_top
-- Compiling module test_bench

Top level modules:
    test_bench
End time: 01:13:24 on Apr 25,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

```

```

huugiapeictc-eda-ldap:~/12_ss12/homework2/sim$ make run
vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;"
Reading pref.tcl

# 2023.3

# vsim -debugDB -l test.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;"
# Start time: 01:13:27 on Apr 25,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-18587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# // Questa Intel Starter FPGA Edition-64
# // Version 2023.3 linux x86_64 Jul 17 2023
# //
# // Copyright 1991-2023 Mentor Graphics Corporation
# // All Rights Reserved.
# //
# // QuestaSim and its associated documentation contain trade
# // secrets and commercial or financial information that are the property of
# // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.counter_top(fast)
# Loading work.register_file_ctrl(fast)
# Loading work.counter(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all

```

```

# log -r /*
# run -all
# -----
# Counter Top Testbench Started at time 0
# -----
# [0] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=x CountClr=x Count= x Overflow=x
# [5000] Applying Reset
# [5000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [25000] Releasing Reset
# [35000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [45000] READ Addr=0x004 RData=0x00000000
# [45000] Enabling counter...
# [45000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [55000] Addr=0x000 WrEn=1 RdEn=0 WData=0x00000001 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [65000] WRITE Addr=0x000 Data=0x00000001
# [65000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 0 Overflow=0
# [75000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 1 Overflow=0
# [85000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 2 Overflow=0
# [95000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 3 Overflow=0
# [105000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 4 Overflow=0
# [115000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000005 | CountEn=1 CountClr=0 Count= 5 Overflow=0
# [125000] READ Addr=0x004 RData=0x00000005
# [125000] Disabling counter...
# [125000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 6 Overflow=0
# [135000] Addr=0x000 WrEn=1 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 7 Overflow=0
# [145000] WRITE Addr=0x000 Data=0x00000000
# [145000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 8 Overflow=0
# [175000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000008 | CountEn=0 CountClr=0 Count= 8 Overflow=0
# [185000] READ Addr=0x004 RData=0x00000008
# [185000] Clearing counter while disabled...
# [185000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 8 Overflow=0
# [195000] Addr=0x000 WrEn=1 RdEn=0 WData=0x00000002 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 8 Overflow=0
# [205000] WRITE Addr=0x000 Data=0x00000002
# [205000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=1 Count= 8 Overflow=0
# [215000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=1 Count= 0 Overflow=0
# [225000] READ Addr=0x004 RData=0x00000000
# [225000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=1 Count= 0 Overflow=0
# [235000] Addr=0x000 WrEn=1 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=1 Count= 0 Overflow=0
# [245000] WRITE Addr=0x000 Data=0x00000000
# [245000] Enabling counter to test overflow...
# [245000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [255000] Addr=0x000 WrEn=1 RdEn=0 WData=0x00000001 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 0 Overflow=0
# [265000] WRITE Addr=0x000 Data=0x00000001
# [265000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 0 Overflow=0
# [275000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 1 Overflow=0
# [285000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 2 Overflow=0

```

[illegible]

[illegible]

[illegible]

[illegible]

[illegible]


```

# [2685000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=242 Overflow=0
# [2695000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=243 Overflow=0
# [2705000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=244 Overflow=0
# [2715000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=245 Overflow=0
# [2725000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=246 Overflow=0
# [2735000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=247 Overflow=0
# [2745000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=248 Overflow=0
# [2755000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=249 Overflow=0
# [2765000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=250 Overflow=0
# [2775000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=251 Overflow=0
# [2785000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=252 Overflow=0
# [2795000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=253 Overflow=0
# [2805000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=254 Overflow=0
# [2815000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count=255 Overflow=1
# [2825000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 0 Overflow=0
# [2835000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 1 Overflow=0
# [2845000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 2 Overflow=0
# [2855000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 3 Overflow=0
# [2865000] Check count value after ~260 cycles...
# [2865000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000004 | CountEn=1 CountClr=0 Count= 4 Overflow=0
# [2875000] READ Addr=0x004 RData=0x00000004
# [2875000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 5 Overflow=0
# [2885000] Addr=0x010 WrEn=1 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=1 CountClr=0 Count= 6 Overflow=0
# [2895000] WRITE Addr=0x000 Data=0x00000000
# [2895000] Reading Reserved Address 0x10...
# [2895000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2905000] Addr=0x010 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2915000] READ Addr=0x010 RData=0x00000000
# [2915000] Writing to Reserved Address 0x10...
# [2915000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2925000] Addr=0x010 WrEn=1 RdEn=0 WData=0xdeadbeef | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2935000] WRITE Addr=0x010 Data=0xdeadbeef
# [2935000] Reading control/status regs to check for side effects...
# [2935000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2945000] Addr=0x000 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2955000] READ Addr=0x000 RData=0x00000000
# [2955000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2965000] Addr=0x004 WrEn=0 RdEn=1 WData=0x00000000 | RData=0x00000007 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# [2975000] READ Addr=0x004 RData=0x00000007
# [2975000] Addr=0x000 WrEn=0 RdEn=0 WData=0x00000000 | RData=0x00000000 | CountEn=0 CountClr=0 Count= 7 Overflow=0
# -----
# Counter Top Testbench Finished at time 2995000
# -----
# ** Note: $finish : ../tb/test_bench.v(137)
# Time: 2995 ns Iteration: 0 Instance: /test_bench
# End time: 01:13:28 on Apr 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1

```

[2815000] Khi Count = 255 -> Overflow = 1 (Counter hoạt động chính xác)