
Homework 1:



Homework 2:

File Makefile ban đầu trong lab3:

```
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ cat Makefile
#This file created by Huy Nguyen
#Updated date: 6/30/2019
#Example run string: make TESTNAME={name_of_testcase} {optional}
                 make TESTNAME=counter_test all
#Define variables
TESTNAME
           ?= test adder
             ?= test bench
TB NAME
             ?= decimal
RADIX
build:
       vlib work
      vmap work work
vlog -f compile.f | tee compile.log
      vsim -debugDB -l $(TESTNAME).log -voptargs=+acc -assertdebug -c $(TB NAME) -do "log -r /*;run -all;"
wave:
      vsim -i -view vsim.wlf -do "add wave vsim:/$(TB_NAME)/*; radix -$(RADIX)" &
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ ls
compile.f compile.log Makefile modelsim.ini rtl.f tb.f test_adder.log transcript vsim.dbg vsim.wlf work
```

Chỉnh sửa file Makefile:

```
uugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ vi Makefile
uugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ cat Makefile
#This file created by Huy Nguyen
#Updated date: 6/30/2019
#Example run string: make TESTNAME={name_of_testcase} {optional}
# make TESTNAME=counter_test all
#Define variables
TESTNAME
TB_NAME
            ?= test_bench
RADIX
            ?= decimal
build:
      vlib work
      vmap work work
vlog -f compile.f | tee compile.log
      vsim -debugDB -l $(TESTNAME).log -voptargs=+acc -assertdebug -c $(TB NAME) -do "log -r /*;run -all;"
      vsim -i -view vsim.wlf -do "add wave vsim:/$(TB_NAME)/*; radix -$(RADIX)" &
      rm -rf work transcript *.log *.wlf *.vcd
all: build run
help:
```

Chay make help, make clean, make build:

```
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ make help
** make clean : clean all compiled data
** make build : build the design
** make run : run simulation
** make all : build and run s
** make all : build and run simulation
** make wave : open waveform
***************
huugiap@ictc-eda-ldap:~/04 ss4/lab3/sim$ make clean
rm -rf work transcript *.log *.wlf *.vcd
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ make build
vlib work
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 23:39:10 on Mar 15,2025
vlog -f compile.f
-- Compiling module top
-- Compiling module test bench
Top level modules:
       test bench
End time: 23:39:10 on Mar 15,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

Chay make run:

```
Design debugge 1 test adder log -voptargs=+acc -assertdebug -c test_bench -do "log -r /*;run -all;"

# 2023.

# 2023.

# viii -debugge 1 test_adder log -voptargs=+acc -assertdebug -c test_bench -do "log -r /*;run -all;"

# Start time: 23:39:18 on Nor 15,2025

# Note: (vsin-801) Generating debug distanced...

# Operation 1220 Error and summing message counts have been restored: Errors-0, Narnings-1.

# Operation 1220 Error and summing message counts have been restored: Errors-0, Narnings-1.

# Operation 1220 Error and summing message counts have been restored: Errors-0, Narnings-1.

# Operation 1220 Error distanced for distanced for the summing of the summing
```

```
# ==== Case 3: a = 1, b = 0 ===== 

# ======================= 

# t = 302 PASS: a=1 b=0 z=1 

# ==== Case 4: a = 1, b = 1 ===== 

# ===== Case 4: a = 1, b = 1 ===== 

# t = 403 PASS: a=1 b=1 z=0 

# ** Note: $finish : ../tb/test_bench.v(87) 

# Time: 503 ns Iteration: 0 Instance: /test_bench 

# End time: 23:39:19 on Mar 15,2025, Elapsed time: 0:00:01 

# Errors: 0, Warnings: 1
```

Chay make all:

```
Huuglapeictc-eda-ldap:-/04_ss4/lab3/sim$ make all
Vlib work
** Marrina (vlib-3d) Library already exists at "work".

** Warrina (vlib-3d) Library already exists at "work".

** Warrina (vlib-3d) Avanings: 1

** Warrina (vlib-3d) Avanings: 2

** Warrina (vlib-3d) Avanings: 3

** Warrina (vlib-3d) Avanings: 4

** Warrina (vlib-3d) Avanings: 6

** W
```

Chay make wave:

```
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ make wave
vsim -i -view vsim.wlf -do "add wave vsim:/test_bench/*; radix -decimal" &
huugiap@ictc-eda-ldap:~/04_ss4/lab3/sim$ Reading pref.tcl
```

