## **HOMEWORK 1:**

```
huugiap@ictc-eda-ldap-1:~/08 ss8/counter hw/rtl$ cat counter.v
module counter (
input clk,
input rst n,
input count en,
input count clr,
output reg [7:0] count,
output reg overflow
);
always @(posedge clk or negedge rst n) begin
        if (!rst n) begin
                 count <= 8'b00;
        end else begin
                 if (count clr) begin
                         count <= 8'b00;
                 end else if (count en) begin
                         count <= count + 1;
                 end
        end
assign overflow = (count == 8'hFF);
end
endmodule
huugiap@ictc-eda-ldap-1:~/08 ss8/counter hw/sim$ make build
vlib work
```


```
** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 14:57:34 on Mar 31,2025
vlog -f compile.f
-- Compiling module counter
-- Compiling module test bench
Top level modules:
      test bench
End time: 14:57:34 on Mar 31,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

```
huugiap@ictc-eda-ldap-1:~/08_ss8/counter_hw/sim$ make run
vsim -debugDB -l test_adder.log -voptargs=+acc -assertdebug -c test bench -do "log -r /*;run -all;"
Reading pref.tcl
# 2023.3
# vsim -debuqDB -l test adder.log -voptargs="+acc" -assertdebug -c test bench -do "log -r /*;run -all;"
# Start time: 14:57:38 on Mar 31,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This wi
# // Questa Intel Starter FPGA Edition-64
# // Version 2023.3 linux vec 64 1.1
*** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
     Version 2023.3 linux x86 64 Jul 17 2023
# //
# // Copyright 1991-2023 Mentor Graphics Corporation
 // All Rights Reserved.
# //
 // QuestaSim and its associated documentation contain trade
 // secrets and commercial or financial information that are the property of
 // Mentor Graphics Corporation and are privileged, confidential,
 // and exempt from disclosure under the Freedom of Information Act,
// 5 U.S.C. Section 552. Furthermore, this information
// is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading work.test bench(fast)
 Loading work.counter(fast)
 ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
 run -all
      100 PASS: the init value of counter is 8'h00.
  t= 5211 PASS: counter value is correct,8'hff
```

```
Loading work.test bench(fast)
  Loading work.counter(fast)
 ** Note: (vsim-8900) Creating design debug database vsim.dbg.
 log -r /*
 run -all
# t= 100 PASS: the init value of counter is 8'h00.
 t= 5211 PASS: counter value is correct,8'hff
  t= 5211 PASS: overflow is asserted
  t= 5231 PASS: overflow is negated
  t= 5231 PASS: counter value is 8'h00 after overflow
 t= 5431 PASS: counter value is correct - 8'ha
  t= 5451 PASS: counter value is cleared when count clr is 1'b1
 t= 5651 PASS: counter does not start counting when counter en is 1'b0
  ** Note: $finish : ../tb/test_bench.v(151)
   Time: 5751 ns Iteration: 0 Instance: /test bench
  End time: 14:57:38 on Mar 31,2025, Elapsed time: 0:00:00
  Errors: 0, Warnings: 1
😢 📿 QuestaIntel Starter FPGA Ed... 🔃 Wave 🕒 Terminal - huugiap@ictc-ed...
Elle Edit View Add Format Tools Bookmarks Window Help
11 12 13 (4 15 16 17 18 19 10 111 112 113 114 115 116 117 118 119 120 121 12 123 124 125 126 177 128 129 130 131 128 138 138 138 139 140 141 42 143 1
0 ns to 1 us
```

## **HOMEWORK 2:**

## Logic diagram edge detector:



```
huugiap@ictc-eda-ldap-1:~/08 ss8/edge detector/rtl$ cat edge detector.v
module edge detector (
 input clk,
 input rst n,
 input sig in,
 output pulse out p,
 output pulse out n
);
reg sig in dly;
always @(posedge clk or negedge rst_n) begin
if (!rst n) begin
        sig in dly <= 1'b0;
end else begin
        sig in dly <= sig in;
end
end
assign pulse_out_p = sig_in & ~sig_in_dly;
assign pulse out n = ~sig in & sig in dly;
endmodule
```

```
huugiap@ictc-eda-ldap-1:~/08_ss8/edge_detector/tb$ cat test_bench.v
timescale 1ns / 1ps
module test bench;
   parameter CLK_PERIOD = 20;
   reg clk;
   reg rst_n;
   reg sig_in;
   wire pulse out p;
   wire pulse out n;
   edge detector dut (
      .clk(clk),
       .rst n(rst n),
       .sig_in(sig_in),
       .pulse out p(pulse out p),
       .pulse out n(pulse out n)
   );
   initial begin
       clk = 1'b0;
       forever #(CLK PERIOD / 2) clk = ~clk;
   end
   initial begin
       $display("-----");
       $display(" Bat dau Testbench cho Edge Detector ");
       $display(" Chu ky Clock (CLK PERIOD) = %0d ns", CLK PERIOD);
       $display("-----");
       // 1. Reset ban đầu
       rst_n = 1'b0;
       sig^{-}in = 1'b0;
       repeat(2) @(posedge clk);
       rst_n = 1'b1;
       $display("t=%0t: Reset da duoc go bo.", $time);
       @(posedge clk);
```

```
// 5. Kiểm tra: Sườn xuống
         $display("t=%0t: Test - Tao suon xuong", $time);
         @(posedge clk);
         sig_in = 1'b0;
         @(posedge clk);
         $display("t=%0t: Kiem tra xung suon xuong...", $time);
if (pulse_out_p !== 1'b0 || pulse_out_n !== 1'b1) begin
    $display("ERROR @ t=%0t: Phat hien suon xuong sai! (p=%b, n=%b)", $time, pulse_out_p, pulse_out_n);
         @(posedge clk);
$display("t=%0t: Kiem tra xung suon xuong da tat...", $time);
          if (pulse_out_p !== 1'b0 || pulse_out_n !== 1'b0) begin
$display("ERROR @ t=%0t: Xung suon xuong khong tat dung luc! (p=%b, n=%b)", $time, pulse_out_p, pulse_out_n);
         end
         // 6. Kiểm tra: Sườn lên lần nữa
$display("t=%0t: Test - Tao suon len lan nua", $time);
         @(posedge clk);
         sig_in = 1'b1;
         @(posedge clk);
         #display("t=%0t: Kiem tra xung suon len...", $time);
if (pulse_out_p !== 1'b1 || pulse_out_n !== 1'b0) begin
$display("ERROR @ t=%0t: Phat hien suon len lan 2 sai! (p=%b, n=%b)", $time, pulse_out_p, pulse_out_n);
             $finish;
         @(posedge clk);
         #display("t=%0t: Kiem tra xung suon len da tat...", $time);
if (pulse_out_p !== 1'b0 || pulse_out_n !== 1'b0) begin
    $display("ERROR @ t=%0t: Xung suon len lan 2 khong tat dung luc! (p=%b, n=%b)", $time, pulse_out_p, pulse_out_n);
         $display("--
         $display(" Tat ca kiem tra da PASS! Ket thuc mo phong. ");
$display("-----
         # (CLK_PERIOD * 2);
         $finish;
 ndmodule
huugiap@ictc-eda-ldap-1:~/08_ss8/edge_detector/sim$ make build
vlib work
** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 16:17:02 on Mar 31,2025
vlog -f compile.f
 -- Compiling module edge_detector
 -- Compiling module test bench
Top level modules:
            test bench
End time: 16:17:03 on Mar 31,2025, Elapsed time: 0:00:01
```

Errors: 0, Warnings: 0

```
huugiap@ictc-eda-ldap-1:~/08_ss8/edge_detector/sim$ make run
vsim -debugDB -l test_adder.log -voptargs=+acc -assertdebug -c test_bench -do "log -r /*;run -all;"
Reading pref.tcl
# 2023.3
# vsim -debugDB -l test adder.log -voptargs="+acc" -assertdebug -c test bench -do "log -r /*;run -all;"
# Start time: 16:17:17 on Mar 31,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This wi
# ** Note: ar(vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# // Questa Intel Starter FPGA Edition-64
      Version 2023.3 linux x86 64 Jul 17 2023
# // Copyright 1991-2023 Mentor Graphics Corporation
 // All Rights Reserved.
 // QuestaSim and its associated documentation contain trade
 // secrets and commercial or financial information that are the property of
 // Mentor Graphics Corporation and are privileged, confidential,
# // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# Loading work.test_bench(fast)
# Loading work.edge detector(fast)
 ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# Bat dau Testbench cho Edge Detector
 Chu ky Clock (CLK PERIOD) = 20 ns
# t=30000: Reset da duoc go bo.
 t=50000: Test - Khong co canh (sig_in = 0)
 t=110000: Test - Tao suon len
# t=150000: Kiem tra xung suon len...
# t=170000: Kiem tra xung suon len da tat...
# t=170000: Test - Khong co canh (sig_in = 1)
# t=230000: Test - Tao suon xuong
```

```
Bat dau Testbench cho Edge Detector
  Chu ky Clock (CLK_PERIOD) = 20 ns
 t=30000: Reset da duoc go bo.
 t=50000: Test - Khong co canh (sig in = 0)
# t=110000: Test - Tao suon len
# t=150000: Kiem tra xung suon len...
# t=170000: Kiem tra xung suon len da tat...
# t=170000: Test - Khong co canh (sig in = 1)
# t=230000: Test - Tao suon xuong
# t=270000: Kiem tra xung suon xuong...
# t=290000: Kiem tra xung suon xuong da tat...
# t=290000: Test - Tao suon len lan nua
# t=330000: Kiem tra xung suon len...
# t=350000: Kiem tra xung suon len da tat...
  Tat ca kiem tra da PASS! Ket thuc mo phong.
 ** Note: $finish : ../tb/test bench.v(118)
    Time: 390 ns Iteration: 0 Instance: /test bench
 End time: 16:17:17 on Mar 31,2025, Elapsed time: 0:00:00
 Errors: 0, Warnings: 1
```