Homework 1:

```
huugiap@ictc-eda-ldap:~/06_ss6/full_adder_2b/sim$ cd ../rtl/
huugiap@ictc-eda-ldap:~/06_ss6/full_adder_2b/rtl$ vi full_adder_2b.v
huugiap@ictc-eda-ldap:~/06 ss6/full adder 2b/rtl$ cat full adder 2b.v
module full adder 2b (
   input wire [1:0] a,
   input wire [1:0] b,
   output wire [1:0] sum,
   output wire carry
wire c1;
full_adder fa0 (
    .a(a[0]),
    .b(b[0]),
   .c(1'b0),
   .sum(sum[0]),
   .carry(c1)
full adder fal (
    .a(a[1]),
    .b(b[1]),
   .c(c1),
   .sum(sum[1]),
    .carry(carry)
endmodule
```

```
huugiap@ictc-eda-ldap:~/06 ss6/full adder 2b/sim$ make build
vlib work
** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 07:35:13 on Mar 23,2025
vlog -f compile.f
-- Compiling module half_adder
-- Compiling module full_adder
-- Compiling module full adder 2b
-- Compiling module test bench
Top level modules:
        test_bench
End time: 07:35:13 on Mar 23,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

```
# Exp: 3 Actual: 3
# >>>>>>> PASS <<<<<<<
# ============
# ==== Case: 2 a = 0, b = 2 ======
# Exp: 2 Actual: 2
# >>>>>>> PASS <<<<<<<
# -----
# ==== Case: 3 a = 0, b = 0 ======
 _____
# Exp: 0 Actual: 0
# >>>>>> PASS <<<<<<<
# ============
# ==== Case: 4 a = 2, b = 0 ======
# Exp: 2 Actual: 2
# >>>>>> PASS <<<<<<<
# ==== Case: 5 a = 2, b = 1 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<
# ==== Case: 6 a = 0, b = 1 ======
# Exp: 1 Actual: 1
# >>>>>> PASS <<<<<<
# ==== Case: 7 a = 1, b = 3 ======
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<
# ==== Case: 8 a = 2, b = 0 ======
# ==============
# Exp: 2 Actual: 2
# >>>>>>> PASS <<<<<<<
```

```
# Exp: 2 Actual: 2
# >>>>>> PASS <<<<<<<
# ==== Case: 9 a = 2, b = 3 ======
# =============
# Exp: 5 Actual: 5
# >>>>>>> PASS <<<<<<<
# ==== Case:10 a = 0, b = 0 ======
# Exp: 0 Actual: 0
# >>>>>> PASS <<<<<<<
# ==== Case:11 a = 2, b = 3 ======
# ==============
# Exp: 5 Actual: 5
# >>>>>> PASS <<<<<<<
# ______
# ==== Case:12 a = 2, b = 0 ======
# Exp: 2 Actual: 2
# >>>>>>> PASS <<<<<<<
# ==== Case:13 a = 2, b = 1 ======
# =============
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
# -----
# ==== Case:14 a = 3, b = 0 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
 ==== Case:15 a = 2, b = 2 ======
```


```
Exp: 4 Actual: 4
 >>>>>>> PASS <<<<<<<
 ==== Case:16 a = 1, b = 1 ======
# -----
# Exp: 2 Actual: 2
 >>>>>> PASS <<<<<<<
 _____
 ==== Case:17 a = 2, b = 0 ======
# Exp: 2 Actual: 2
# >>>>>> PASS <<<<<<<
# ==== Case:18 a = 0, b = 2 ======
# Exp: 2 Actual: 2
 >>>>>> PASS <<<<<<<
 ==== Case:19 a = 1, b = 3 ======
# Exp: 4 Actual: 4
 >>>>>> PASS <<<<<<<
# ==== Case:20 a = 3, b = 2 ======
# Exp: 5 Actual: 5
# >>>>>> PASS <<<<<<<
# ==== Case:21 a = 0, b = 3 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
# ______
 ==== Case:22 a = 3, b = 1 ======
```

```
# Exp: 4 Actual: 4
# >>>>>>> PASS <<<<<<<
# ==== Case:25 a = 1, b = 0 ======
# ============
# Exp: 1 Actual: 1
# >>>>>> PASS <<<<<<<
# ==================================
# ==== Case:26 a = 2, b = 2 ======
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<
# ==== Case:27 a = 1, b = 2 ======
# =============
# Exp: 3 Actual: 3
# >>>>>>> PASS <<<<<<<
# -----
# ==== Case:28 a = 3, b = 0 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
# ==== Case:29 a = 3, b = 2 ======
# Exp: 5 Actual: 5
# >>>>>> PASS <<<<<<<
# ==== Case:30 a = 2, b = 2 ======
# =============
# Exp: 4 Actual: 4
# >>>>>>> PASS <<<<<<
# ==== Case:31 a = 1, b = 3 ======
```

```
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<<
# ==== Case:32 a = 1, b = 3 ======
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<<
# ==== Case:33 a = 3, b = 2 ======
# Exp: 5 Actual: 5
# >>>>>>> PASS <<<<<<<
# ==== Case:34 a = 0, b = 3 ======
# Exp: 3 Actual: 3
# >>>>>>> PASS <<<<<<<
# -----
# ==== Case:35 a = 2, b = 1 ======
# ==============
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
# ==== Case:36 a = 3, b = 3 ======
# Exp: 6 Actual: 6
# >>>>>> PASS <<<<<<<
# ==== Case:37 a = 1, b = 0 ======
# Exp: 1 Actual: 1
# >>>>>>> PASS <<<<<<<
# ==== Case:38 a = 2, b = 1 ======
```

```
# Exp: 3 Actual: 3
 >>>>>> PASS <<<<<<<
# ______
# ==== Case:39 a = 3, b = 1 ======
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<
# ==== Case:40 a = 3, b = 0 ======
# ==============
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
# ===============
# ==== Case:41 a = 1, b = 1 ======
# Exp: 2 Actual: 2
# >>>>>>> PASS <<<<<<<
# ==== Case:42 a = 2, b = 0 ======
# ==============
# Exp: 2 Actual: 2
# >>>>>>> PASS <<<<<<<
# ==== Case:43 a = 1, b = 2 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<
# ==== Case:44 a = 2, b = 0 ======
# Exp: 2 Actual: 2
# >>>>>> PASS <<<<<<<
# ==== Case:45 a = 3, b = 1 ======
```

```
==== Case:44 a = 2, b = 0 ======
 Exp: 2 Actual: 2
 >>>>>> PASS <<<<<<<
# ==== Case:45 a = 3, b = 1 ======
# Exp: 4 Actual: 4
# >>>>>> PASS <<<<<<<
# ==== Case:46 a = 0, b = 3 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<
# Exp: 5 Actual: 5
# >>>>>>> PASS <<<<<<<
# ==============
# ==== Case:48 a = 3, b = 0 ======
# Exp: 3 Actual: 3
# >>>>>>> PASS <<<<<<<
# ==== Case:49 a = 1, b = 2 ======
# Exp: 3 Actual: 3
# >>>>>> PASS <<<<<<<
 ** Note: $finish : ../tb/test_bench.v(29)
 Time: 350 ns Iteration: 0 Instance: /test_bench
 End time: 07:35:17 on Mar 23,2025, Elapsed time: 0:00:01
 Errors: 0, Warnings: 1
```



Homework 2:


```
huugiap@ictc-eda-ldap:~/06_ss6/full_adder_16b/rtl$ cat full_adder_16b.v
module full adder 16b (
    input wire [15:0] a,
input wire [15:0] b,
output wire [15:0] sum,
    output wire carry
    wire [15:0] c;
     full_adder FA0 (
         _
.a(a[0]),
         .b(b[0]),
         .c(1'b0),
.sum(sum[0]),
         .carry(c[0])
    genvar i;
    generate
         for (i = 1; i < 16; i = i + 1) begin : adder_chain
              full_adder FA (
                   .a(a[i]),
                   .b(b[i]),
.c(c[i-1]),
.sum(sum[i]),
                   .carry(c[i])
         end
    endgenerate
    assign carry = c[15];
endmodule
```


```
huugiap@ictc-eda-ldap:~/06_ss6/full_adder_16b/rtl$ cd ../sim/
huugiap@ictc-eda-ldap:~/06_ss6/full_adder_16b/sim$ make build
** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
vmap work work
Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
vmap work work
Modifying modelsim.ini
vlog -f compile.f | tee compile.log
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 10:59:45 on Mar 23,2025
vlog -f compile.f
-- Compiling module half_adder
-- Compiling module full_adder
-- Compiling module full adder 16b
-- Compiling module test bench
Top level modules:
         test bench
End time: 10:59:45 on Mar 23,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
```

- make run:

```
834 a = 22183, b = 35730 ==
         ===== Case:
Exp: 57913 Actual: 57913
        ===== Case:
Exp: 55077 Actual: 55077
===== Case:
>>>>>>>> PASS <<<<<<<<
       ===== Case:
Exp: 37600 Actual: 37600
  >>>>> PASS <<<<<
        ===== Case:
Exp: 73118 Actual: 73118
     ====== Case:
                        840 a = 37345, b = 28020 ===
>>>>>> PASS <<<<<
                        841 a = 45404, b = 5434 ====
     ----- Case:
  >>>>>> PASS <<<<<<<
```

• • •





Extra homework: This homework is not counted toward your ranking. It is for practice purposes only.

Prove that full_adder can be generated from 2 half-adder (as the diagram in previous practice) by logic equivalent.

Bài làm

Full-Adder is used to perform the binary addition of three binary numbers.

Α	В	Cin	S	Cout
0	0	0	0	103
0	0	TIR	1	0
0	141	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	11

8	wing chung much la chai bien doi các ham I, Cour oua full addet ing một biểi thức có liên quan tới half addet monem = a b b No. - a b c + a b c + a b c + a b c - c (a b b) + c (a b b)
	= t sum 1 + c sum 1 = c & sum 1 sum - half added 1 sum half - added 2
Cout	= abc + abc + abc + abc = ab (c+c) + c (ab + ab) = ab + c (a (b)) = ab + c kum 1: 7 la coley and HA2 cout - half adder cout - half adder
	Như vây à thể biến đối 8 và Cout cuố FA theo HA =) (M dước full addel à thể được tạo sa bởi 2 half addel.