HOMEWORK 1:

```
`timescale 1ns / 1ps
 2 module test bench;
      reg pclk;
      reg psel;
      reg pwrite;
6 reg penable;
7 reg [15:0] paddr;
8 reg [31:0] pwdata;
      parameter CLK_PERIOD = 10;
initial begin
10
11
13
14
         forever #(CLK_PERIOD / 2) pclk = ~pclk;
15
16
17
18
      initial begin
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
         pwrite = 1'b0;
         penable = 1'b0;
         paddr = 16'hxxxx;
         pwdata = 32'hxxxxxxxx;
         $display("INFO: Starting APB Master Simulation at time %0t", $time);
         // gọi Write Task
        @(posedge pclk);
$display("INFO: Calling master_write(0x1000, 0xDEADBEEF) at time %0t", $time);
apb_master_write(16'h1000, 32'hDEADBEEF);
$display("INFO: master_write finished at time %0t", $time);
34
35
36
37
         repeat (2) @(posedge pclk);
         // gọi Read Task
         @(posedge pclk);
         $display("INFO: Calling master_read(0x20A0) at time %0t", $time);
39
         apb master read(16'h20A0);
40
         $display("INFO: master read finished at time %0t", $time);
42
43
         repeat (2) @(posedge pclk);
```


```
// gọi Write Task khác
          % In the last what
@(posedge pclk);
$display("INFO: Calling master write(0xABCD, 0x12345678) at time %0t", $time);
apb_master_write(16'hABCD, 32'h12345678);
$display("INFO: master_write finished at time %0t", $time);
45
46
47
48
49
50
51
52
53
54
55
56
62
63
64
65
66
67
71
72
73
          repeat (2) @(posedge pclk);
          $display("INFO: Simulation finished at time %0t", $time);
        // ---- Task: Write Transfer ----
task apb_master_write (input [15:0] addr_in, input [31:0] data_in);
          begin
             paddr <= addr_in;
pwdata <= data_in;
pwrite <= l'bl;
psel <= l'bl;
penable <= l'b0;</pre>
             @(posedge pclk);
$display("TIME %0t: [WRITE] Setup Phase -> Addr=0x%h, WData=0x%h, PSEL=1, PWRITE=1, PENABLE=0", $time, addr_in, data_in);
             penable <= 1'b1;
@(posedge pclk);
$display("TIME %0t: [WRITE] Access Phase -> Addr=0x%h, WData=0x%h, PSEL=1, PWRITE=1, PENABLE=1", $time, addr_in, data_in);
               // --- END ---
psel <= 1'b0;
penable <= 1'b0;
pwrite <= 1'b0;
$display("TIME %0t: [WRITE] End Phase -> PSEL=0, PWRITE=0, PENABLE=0", $time);
 76
77
79
80
81
82
83
84
85
86
87
             end
         endtask
         task apb_master_read (input [15:0] addr in);
            begin
               // --- SETUP ---
paddr <= addr_in;
               pwrite <= 1'b0;

psel <= 1'b1;

penable <= 1'b0;

pwdata <= 32'hxxxxxxxxx;
 88
89
90
91
93
94
95
96
97
98
99
               @(posedge pclk); $display("TIME %0t: [READ] Setup Phase -> Addr=\thetax%h, PSEL=1, PWRITE=\theta, PENABLE=\theta", $time, addr_in);
               penable <= 1'b1;
@(posedge pclk);
                $display("TIME %0t: [READ] Access Phase -> Addr=0x%h, PSEL=1, PWRITE=0, PENABLE=1", $time, addr_in);
               // --- END---
psel <= 1'b0;
penable <= 1'b0;
102
104 I
105
                $display("TIME %0t: [READ] End Phase -> PSEL=0, PENABLE=0", $time);
106
            end
107
         endtask
108
109 endmodule
```

```
huugiap@ictc-eda-ldap-1:~/10_ss10/homework1/sim$ make run
vsim -debugDB -l test_adder.log -voptargs=+acc -assertdebug -c test_bench -do "log -r /*;run -all;"
Reading pref.tcl
# 2023.3
prim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test bench -do "log -r /*;run -all;"
# Start time: 02:02:26 on Apr 07,2025
 ** Note: (vsim-3813) Design is being optimized due to module recompilation...
 ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause
 ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
 // Questa Intel Starter FPGA Edition-64
     Version 2023.3 linux_x86_64 Jul 17 2023
     Copyright 1991-2023 Mentor Graphics Corporation
# // All Rights Reserved.
     QuestaSim and its associated documentation contain trade
     secrets and commercial or financial information that are the property of
 // Mentor Graphics Corporation and are privileged, confidential,
// and exempt from disclosure under the Freedom of Information Act,
 // 5 U.S.C. Section 552. Furthermore, this information
     is prohibited from disclosure under the Trade Secrets Act,
      18 U.S.C. Section 1905.
# Loading work.test_bench(fast)
 ** Note: (vsim-8900) Creating design debug database vsim.dbg.
 log -r /*
# run -all
 INFO: Starting APB Master Simulation at time 5000
 INFO: Calling master write(0x1000, 0xDEADBEEF) at time 15000
 TIME 25000: [WRITE] Setup Phase -> Addr=0x1000, WData=0xdeadbeef, PSEL=1, PWRITE=1, PENABLE=0
TIME 35000: [WRITE] Access Phase -> Addr=0x1000, WData=0xdeadbeef, PSEL=1, PWRITE=1, PENABLE=1
TIME 35000: [WRITE] End Phase -> PSEL=0, PWRITE=0, PENABLE=0
 INFO: master write finished at time 35000
 INFO: Calling master_read(0x20A0) at time 65000
  TIME 75000: [READ] Setup Phase -> Addr=0x20a0, PSEL=1, PWRITE=0, PENABLE=0
 TIME 85000: [READ] Access Phase -> Addr=0x20a0, PSEL=1, PWRITE=0, PENABLE=1
TIME 85000: [READ] End Phase -> PSEL=0, PENABLE=0
                                      -> PSEL=0, PENABLE=0
# INFO: master_read finished at time 85000
 Loading work.test_bench(fast)
 ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
  INFO: Starting APB Master Simulation at time 5000
 INFO: Calling master_write(0x1000, 0xDEADBEEF) at time 15000
# TIME 25000: [WRITE] Setup Phase -> Addr=0x1000, WData=0xdeadbeef, PSEL=1, PWRITE=1, PENABLE=0
 TIME 35000: [WRITE] Access Phase -> Addr=0x1000, WData=0xdeadbeef, PSEL=1, PWRITE=1, PENABLE=1
 TIME 35000: [WRITE] End Phase
                                          -> PSEL=0, PWRITE=0, PENABLE=0
 INFO: master_write finished at time 35000
 INFO: Calling master read(0x20A0) at time 65000
 TIME 75000: [READ] Setup Phase -> Addr=0x20a0, PSEL=1, PWRITE=0, PENABLE=0
TIME 85000: [READ] Access Phase -> Addr=0x20a0, PSEL=1, PWRITE=0, PENABLE=1
TIME 85000: [READ] End Phase -> PSEL=0, PENABLE=0
  INFO: master read finished at time 85000
  INFO: Calling master_write(0xABCD, 0x12345678) at time 115000
 TIME 125000: [WRITE] Setup Phase -> Addr=0xabcd, WData=0x12345678, PSEL=1, PWRITE=1, PENABLE=0
 TIME 135000: [WRITE] Access Phase -> Addr=0xabcd, WData=0x12345678, PSEL=1, PWRITE=1, PENABLE=1
 TIME 135000: [WRITE] End Phase
                                          -> PSEL=0, PWRITE=0, PENABLE=0
 INFO: master write finished at time 135000
 INFO: Simulation finished at time 155000
  ** Note: $finish : ../tb/test bench.v(53)
     Time: 155 ns Iteration: 1 Instance: /test_bench
  End time: 02:02:26 on Apr 07,2025, Elapsed time: 0:00:00
  Errors: 0, Warnings: 1
```



HOMEWORK 2:

```
1 `timescale Ins / lps
2 module test bench;
    // Tín hiệu Master
4
 5
    reg pclk;
 6
    reg psel;
    reg pwrite;
8
    reg penable;
9
    reg [15:0] paddr;
10
     reg [31:0] pwdata;
11
     // Tín hiệu Slave
12
13
    reg pready;
14
     reg [31:0] prdata;
15
     parameter CLK PERIOD = 10;
16
17
    initial begin
18
       pclk = 0;
19
       forever #(CLK_PERIOD / 2) pclk = ~pclk;
20
     end
21
22
    // ---- Logic mô phỏng Slave ----
     reg [3:0] target delay reg;
23
     reg [3:0] current wait reg;
24
25
     reg transfer active prev reg;
26
     reg transfer active now;
27
28
     initial begin
29
        // Khởi tạo giá trị ban đầu cho logic Slave
30
         pready = 1'b0;
31
         prdata = 32'hxxxxxxxx;
        current wait req = 0;
32
         transfer active prev_reg = 0;
33
34
         target delay reg = 0;
35
     end
36
37
     always @(posedge pclk) begin
38
         transfer active now = psel && penable;
39
40
         if (!transfer active now) begin
41
             pready <= 1'b0;
42
             current wait reg <= 0;
         end else begin
43
```

```
if (!transfer_active_prev_reg) begin
target_delay_reg <= $urandom_range(5, 0);
current_wait_reg <= 0;
$display("TIME %0t: [SLAVE] Access detected. Random delay = %0d cycles.", $time, target_delay_reg);</pre>
if (target_delay_reg == 0) begin
    pready <= 1'bl;
    $display("TIME %0t: [SLAVE] Asserting PREADY (0 cycle delay).", $time);
    if (!pwrite) begin</pre>
                                    prdata <= $random;
$display("TIME %0t: [SLAVE] Providing PRDATA = 0x%h (valid on next edge)", $time, prdata);
                  if (current_wait_reg + 1 == target_delay_reg) begin
                               pready <= 1'b1;
$display("TIME %0t: [SLAVE] Asserting PREADY after %0d wait cycles (effective next edge).", $time, target_delay_reg);
if (!pwrite) begin
    prdata <= $random;</pre>
                                    $display("TIME %0t: [SLAVE] Providing PRDATA = 0x%h (valid on next edge)", $time, prdata);
              transfer_active_prev_reg <= transfer_active_now;</pre>
        // ---- Task: Write Transfer----
task apb_master_write (input [15:0] addr_in, input [31:0] data_in);
          begin // --- SETUP ---
              paddr <= addr_in;
pwdata <= data in;</pre>
              paddr <= addr_in;
pwdata <= data_in;</pre>
              pwdata <= data_in;
pwrite <= 1'b1;
psel <= 1'b1;
penable <= 1'b0;
@(posedge pclk);
$display("TIME %0t: [WRITE] Setup Phase -> Addr=0x%h, WData=0x%h, PSEL=1, PWRITE=1, PENABLE=0", $time, addr_in, data_in);
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
109
110
111
111
111
111
              // --- ACCESS Phase + Wait States ---
              penable <= 1'b1;
$display("TIME %0t: [WRITE] Access Phase Start -> PENABLE=1", $time);
              // --- Chở PREADY ---
$display("TIME %0t: [WRITE] Waiting for PREADY...", $time);
while (!pready) begin
@(posedge pclk);
$display("TIME %0t: [WRITE] Still waiting... (PREADY=%b)", $time, pready);
              // Pready = 1 tại sườn clock này
              $display("TIME %0t: [WRITE] PREADY detected!", $time);
@(posedge pclk);
              %display("TIME %0t: [WRITE] End Phase -> PSEL=0, PWRITE=0, PENABLE=0", $time);
psel <= 1'b0;
penable <= 1'b0;</pre>
115
              pwrite <= 1'b0;
        endtask
118
119
paddr <= addr_in;
pwrite <= 1'b0;</pre>
```

```
if (num_cycles > 0) begin
167
                 $display("INFO: Waiting for %0d idle cycles...", num_cycles);
repeat (num_cycles) @(posedge pclk);
168
169
            end
170
       endtask
171
172
173
174
175
176
177
       initial begin
         // Khởi tạo tín hiệu Master ban đầu
         psel = 1'b0;
         pwrite = 1'b0;
         penable = 1'b0;
paddr = 16'hxxxx;
179
180
         pwdata = 32'hxxxxxxxx;
181
182
183
          # (CLK_PERIOD * 2);
184
185
186
          $display("\nINFO: =======
         187
188
189
190
191
192
193
          @(posedge pclk);
         $display("INFO: ---> Calling master_write(0x1000, 0xAAAAAAAA) at time %0t", $time);
apb_master_write(16'h1000, 32'hAAAAAAAA);
194
195
          $display("INFO: ---> master_write finished at time %0t\n", $time);
196
197
198
199
          wait_clk_cycles(3);
200
201
          // --- 2: Read ---
202
203
204
205
          @(posedge pclk);
         $display("INFO: ---> Calling master_read(0x20A0) at time %0t", $time);
apb_master_read(16'h20A0);
$display("INFO: ---> master_read finished at time %0t\n", $time);
```

```
huugiap@ictc-eda-ldap-1:~/10_ss10/homework2/sim$ make run
vsim -debuqDB -l test adder.log -voptargs=+acc -assertdebug -c test bench -do "log -r /*;run -all;"
Reading pref.tcl
# 2023.3
# vsim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;"
# Start time: 01:54:16 on Apr 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This wil
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# // Questa Intel Starter FPGA Edition-64
     Version 2023.3 linux_x86_64 Jul 17 2023
# //
     Copyright 1991-2023 Mentor Graphics Corporation
 // All Rights Reserved.
     QuestaSim and its associated documentation contain trade
 // secrets and commercial or financial information that are the property of
 // Mentor Graphics Corporation and are privileged, confidential,
 // and exempt from disclosure under the Freedom of Information Act,
# // 5 U.S.C. Section 552. Furthermore, this information
# // is prohibited from disclosure under the Trade Secrets Act,
# // 18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
 log -r /*
# run -all
  INFO: Starting APB Master/Slave Simulation at time 20000
```

```
run -all
  INFO: Starting APB Master/Slave Simulation at time 20000
 INFO: ---> Calling master_write(0x1000, 0xAAAAAAAA) at time 25000
 TIME 35000: [WRITE] Setup Phase -> Addr=0x1000, WData=0xaaaaaaaa, PSEL=1, PWRITE=1, PENABLE=0 TIME 35000: [WRITE] Access Phase Start -> PENABLE=1
 TIME 35000: [WRITE] Waiting for PREADY...
 TIME 45000: [SLAVE] Access detected. Random delay = 0 cycles.
 TIME 45000: [SLAVE] Asserting PREADY (0 cycle delay).
  TIME 45000: [WRITE] Still waiting... (PREADY=0)
  TIME 55000: [WRITE] Still waiting... (PREADY=1)
TIME 55000: [WRITE] PREADY detected!
  TIME 65000: [WRITE] End Phase -> PSEL=0, PWRITE=0, PENABLE=0
# INFO: ---> master write finished at time 65000
# INFO: Waiting for 3 idle cycles...
 INFO: ---> Calling master_read(0x20A0) at time 105000
  TIME 115000: [READ] Setup Phase -> Addr=0x20a0, PSEL=1, PWRITE=0, PENABLE=0
 TIME 115000: [READ] Access Phase Start -> PENABLE=1
 TIME 115000: [READ] Waiting for PREADY...
 TIME 125000: [SLAVE] Access detected. Random delay = 0 cycles.
TIME 125000: [SLAVE] Asserting PREADY (0 cycle delay).
TIME 125000: [SLAVE] Providing PRDATA = 0xxxxxxxxx (valid on next edge)
  TIME 125000: [READ] Still waiting... (PREADY=0)
 TIME 135000: [READ] Still waiting... (PREADY=1)
 TIME 135000: [READ] PREADY detected! Reading PRDATA = 0x12153524
TIME 145000: [READ] End Phase -> PSEL=0, PENABLE=0
 INFO: ---> master_read finished at time 145000
 INFO: Waiting for 2 idle cycles...
 INFO: ---> Calling master_write(0x1234, 0xBBBBBBBBB) at time 175000
 TIME 195000: [SLAVE] Access detected. Random delay = 2 cycles.
 TIME 195000: [WRITE] Still waiting... (PREADY=0)
 TIME 205000: [WRITE] Still waiting... (PREADY=0)
 TIME 215000: [WRITE] Still waiting... (PREADY=0)
TIME 225000: [WRITE] Still waiting... (PREADY=0)
TIME 235000: [SLAVE] Asserting PREADY after 4 wait cycles (effective next edge).
```

```
INFO: Waiting for 2 idle cycles...
 INFO: ---> Calling master write(0x1234, 0xBBBBBBBBB) at time 175000
 TIME 185000: [WRITE] Access Phase Start -> PENABLE=1
TIME 185000: [WRITE] Waiting for PREADY...
# TIME 195000: [SLAVE] Access detected. Random delay = 2 cycles.
TIME 195000: [WRITE] Still waiting... (PREADY=0)
TIME 205000: [WRITE] Still waiting... (PREADY=0)
TIME 215000: [WRITE] Still waiting... (PREADY=0)
TIME 225000: [WRITE] Still waiting... (PREADY=0)
TIME 235000: [SLAVE] Asserting PREADY after 4 wait cycles (effective next edge).
 TIME 235000: [WRITE] Still waiting... (PREADY=0)
 TIME 245000: [WRITE] Still waiting... (PREADY=1)
TIME 245000: [WRITE] PREADY detected!
 TIME 255000: [WRITE] End Phase -> PSEL=0, PWRITE=0, PENABLE=0
 INFO: ---> master write finished at time 255000
INFO: Waiting for 1 idle cycles...
 INFO: ---> Calling master_read(0x5678) at time 275000
 TIME 285000: [READ] Setup Phase -> Addr=0x5678, PSEL=1, PWRITE=0, PENABLE=0
 TIME 285000: [READ] Access Phase Start -> PENABLE=1
TIME 285000: [READ] Waiting for PREADY...
TIME 295000: [SLAVE] Access detected. Random delay = 4 cycles.
TIME 295000: [READ] Still waiting... (PREADY=0)
TIME 305000: [READ] Still waiting... (PREADY=0)
TIME 315000: [READ] Still waiting... (PREADY=0)
TIME 325000: [READ] Still waiting... (PREADY=0)
TIME 335000: [SLAVE] Asserting PREADY after 4 wait cycles (effective next edge).
TIME 335000: [SLAVE] Providing PRDATA = 0x12153524 (valid on next edge)
 TIME 335000: [READ] Still waiting... (PREADY=0)
 TIME 345000: [READ] Still waiting... (PREADY=1)
 TIME 345000: [READ] PREADY detected! Reading PRDATA = 0xc0895e81
 TIME 355000: [READ] End Phase -> PSEL=0, PENABLE=0
 INFO: ---> master_read finished at time 355000
 INFO: Waiting for 5 idle cycles...
 INFO: Simulation finished at time 405000
 INFO: ====
 ** Note: $finish : ../tb/test_bench.v(239)
                  Iteration: 1 Instance: /test bench
    Time: 405 ns
```

```
# INFO: Waiting for 1 idle cycles...
# INFO: ---> Calling master read(0x5678) at time 275000
# TIME 285000: [READ] Setup Phase -> Addr=0x5678, PSEL=1, PWRITE=0, PENABLE=0
# TIME 285000: [READ] Access Phase Start -> PENABLE=1
# TIME 285000: [READ] Waiting for PREADY...
# TIME 295000: [SLAVE] Access detected. Random delay = 4 cycles.
# TIME 295000: [READ] Still waiting... (PREADY=0)
# TIME 305000: [READ] Still waiting... (PREADY=0)
# TIME 315000: [READ] Still waiting... (PREADY=0)
# TIME 325000: [READ] Still waiting... (PREADY=0)
# TIME 335000: [SLAVE] Asserting PREADY after 4 wait cycles (effective next edge).
# TIME 335000: [SLAVE] Providing PRDATA = 0x12153524 (valid on next edge)
# TIME 335000: [READ] Still waiting... (PREADY=0)
# TIME 345000: [READ] Still waiting... (PREADY=1)
# TIME 345000: [READ] PREADY detected! Reading PRDATA = 0xc0895e81
# TIME 355000: [READ] End Phase -> PSEL=0, PENABLE=0
# INFO: ---> master read finished at time 355000
# INFO: Waiting for 5 idle cycles...
# INFO: Simulation finished at time 405000
# INFO: =======
 ** Note: $finish : ../tb/test_bench.v(239)
  Time: 405 ns Iteration: 1 Instance: /test_bench
 End time: 01:54:17 on Apr 07,2025, Elapsed time: 0:00:01
 Errors: 0, Warnings: 1
```

