



CS2200 Systems and Networks Spring 2024

Lecture 4: Processors (final act)

Alexandros (Alex) Daglis School of Computer Science Georgia Institute of Technology adaglis@gatech.edu

Tuesday's Recap

- Changing the control flow: conditional, switch statements, loops
 - PC, branch/jump instructions, PC-relative addressing mode, indirect addressing mode
- Procedure calls
 - JALR rt, at
 - Saving and restoring state in the stack
 - Stack pointer (sp), argument registers (a0-a2), return value register (v0)
 - Caller-callee convention: saved registers (s0-s2), temp registers (t0-t2)
 - Stack management

One More Thing: Frame Pointer

 During execution of given procedure it is possible for the stack pointer to move.

Since the location of all items in a stack frame is based on the stack pointer it is useful to define a fixed point in each stack frame and maintain the address of this fixed point in a register called the <u>frame pointer</u>

 This necessitates storing the old frame pointer in each stack frame (i.e., caller's frame pointer)


Why Do We Need a Frame Pointer?

This code will cause us a problem:

```
foo(int p) {
    int a = 1, b = 3;
    if (a != p) {
        int c[p];
        c[p - 1] = b + a;
        ...
    }
    b++; a++;
; ...
}
```

Let's look at the stack in detail

Let's Start at Step 7 To See What Our Function Does



Local variables

Saved s Registers

Prev Return address

Additional return values


Additional parameters

Saved t Registers

```
int a = 1, b = 3;
if (a != p) {
    int c[p];
    c[p-1] = b + a;
    ...
}
b++; a++;
```


Slide The Stack Diagram Down





```
int a = 1, b = 3;
if (a != p) {
    int c[p];
    c[p-1] = b + a;
    ...
    }
b++; a++;
```

When Our Function Runs



Let's Revise foo()'s Stack Frame

Stack
Pointer

Saved s
Registers


Prev Frame
Pointer


Prev Return
address

We're going to add one more item to the stack: Prev Frame Pointer because we'll need to save/restore our Frame Pointer register.


And that's where we'll point our Frame Pointer register.


Addressing Local Variables with FP







^{*}Stack pointer may change during procedure execution













Step 11 (revised). Callee executes jump to ra No change to stack. Prev Return Stack address Pointer Note that Frame Pointer is now pointing to caller's Additional return values activation record. Additional We proceed as we did before parameters introducing the frame pointer Saved t Registers









Effect of Stack Evolution

- The offset with respect to the stack pointer for referencing variables on the stack changes as the stack grows and shrinks
 - → A pain for the compiler writer
 - → Burdens the code with complicated local variable address calculations
- How to reduce this pain?
 - → Have a fixed harness on the stack for referencing local variables
 - → Frame Pointer (FP)




0%


We keep track of a frame pointer because...


- A. It's faster to access a variable through the frame pointer than it is to access through the stack pointer.
 - B. I can't explain why we waste one of our valuable registers doing this.
- C. We have to do it for legacy reasons.
 - D. It gives us a single, consistent, constant offset to reference the local variables in a stack frame.




Example Stack Frames









Does not use s registers; Uses t registers Uses s registers; Uses t registers; has local variables

Stack Pointer

Frame Pointer

Activation
Stack
Frame for
baz

Activation
Stack
Frame for
bar

Activation
Stack
Frame for
foo

Activation
Stack
Frame for
main

Local variables

Saved s Registers

Prev Frame Pointer

ra

Saved t Registers



What do we do if there are no s registers to be saved during a procedure call?

- A. Put a marker on the stack to indicate there are no saved registers.
- B. Increment the stack pointer to leave room in case the s registers need to be saved later.
- O. Push a word of zero for every s register not saved.
- ow D. Nothing. Just don't use stack space.



Moving forward

- Making design choices
 - Additional instruction attributes
 - Addressing modes
 - Architecture styles (stack-, memory-, register-oriented, hybrid)
 - Instruction formats
- The LC-2200
 - Instructions
 - Registers
 - Stack frame

We Have to Make Many Choices...

- Specific set of arithmetic and logic instructions
- Addressing modes
- Architectural style
- Memory layout of the instruction (instruction format)
- Drivers of these decisions
 - Technology & market trends
 - Implementation feasibility
 - Goal of elegant/efficient support for high-level language constructs

More Addressing Modes

- All those we've seen
 - Register
 - PC-relative
 - Base+offset
 - Base+index
 - Indirect addressing (1d @ra)
- Pseudo-direct addressing
 - Address is formed from first 6 bits of PC and last 26 bits of instruction

Architecture Styles

- Accumulator oriented
 - Early digital computers
- Stack oriented
 - Burroughs
- Memory oriented
 - IBM s/360, DECVAX, et al
- Register oriented
 - MIPS, Alpha, ARM, Power PC, CDC 6600
- Hybrid memory-register
 - PowerPC, x86

Instruction Formats

- Zero Operand Instructions
 - Halt, NOP
 - Stack machines: Add, Sub
- One Operand Instructions
 - Inc, Dec, Neg, Not
 - Accumulator machines: Load M, Add M
- Two Operand Instructions
 - Add r1, r2 (i.e., r1 = r1 + r2)
 - Mov rl, r2
- Three Operand Instructions
 - Add r1, r2, r3
 - Load rd, rb, offset

Instruction Format

Fixed Length Instructions

- Pros
 - Simplifies implementation
 - Can start decoding instructions immediately
- Cons
 - May waste space
 - Limits instruction set designer

Variable Length Instructions

- Pros
 - No wasted space
 - Fewer constraints on designer
 - More flexibility with opcodes, addressing modes and operands
- Cons
 - Complicates implementation

Some History

Hardware Expensive Hardware Cheaper Hardware Cheap Memory Expensive Memory Expensive Memory Cheap Microprocessors Compilers getting good Accumulators (1-2) Registers (8-16) CISC DEC VAX Motorola 68000 Register-Memory **EDSAC** Intel 80x86 **IBM** 701 IBM 360 RISC DEC PDP-11 **UNIVACI** Berkeley RISC→Sparc Univac 1108 Dave Patterson Register-Register Stanford MIPS →SGI CDC 6600 John Hennessy **IBM 801** Stack **ARM**

Burroughs B-5000

1970

1980

1940

1950

1960

34

1990

We've Made Some Choices

- The LC-2200
- RISC
- Register-register style
- Fixed-length, 32-bit, MIPS-like instructions
- 32-bit words, word addressable (in the labs)
- 16 registers
- Initially we define a very sparse set of instructions so there are still more choices to make

LC-2200 Instruction set



LC-2200 Register convention

Reg #	Name	Use	call	Lee-save?
0	\$zero	always zero (by hardware)	n.a.	Caller saves
1	\$at	reserved for assembler	n.a.	if you want
2	\$ v 0	return value	no	to preserve
3-5	\$a0-\$a2	arguments	no	them across a function
6-8	\$t0-\$t2	Temporaries	no	call
9-11	\$s0-\$s2	saved registers	YES	
12	\$ k 0	reserved for OS/traps	n.a.	Only if your
13	\$sp	stack pointer	no	function code will
14	\$fp	frame pointer	YES	change
15	\$ra	return address Always	no	them!

save

LC-2200 example mnemonics

Mnemonic Example	Format	Opcode	Action Register Transfer Language
add \$v0, \$a0, \$a1	R	0 0000 ₂	Add contents of reg Y with contents of reg Z, store results in reg X. RTL: \$v0 ← \$a0 + \$a1
addi \$v0, \$a0, 25	I	2 00102	Add OFFSET to the contents of reg Y and store the result in reg X. RTL: \$v0 ← \$a0 + 25
lw \$v0, 0x42(\$fp)	I	3 0011 ₂	Load reg X from memory. The memory address is formed by adding OFFSET to the contents of reg Y. RTL: \$v0 ← MEM[\$fp + 0x42]

<pre>beq beq \$a0, \$a1, done</pre>	I	5 0101 ₂	Compare the contents of reg X and reg Y. If they are the same, then branch to the address PC+1+OFFSET, where PC is the address of the beq instruction. RTL: if(\$a0 == \$a1)
			PC ← PC+1+OFFSET

Note: For programmer convenience (and implementer confusion), the assembler computes the OFFSET value from the number or symbol given in the instruction and the assembler's idea of the PC. In the example, the assembler stores done-(PC+1) in OFFSET so that the machine will branch to label "done" at run time.

	<pre>jalr jalr \$at, \$ra</pre>	J	6 01102	First store PC+1 into reg Y, where PC is the address of the jalr instruction. Then branch to the address now contained in reg X. Note that if reg X is the same as reg Y, the processor will first store PC+1 into that register, then end up branching to PC+1. RTL: \$ra ← PC+1; PC ← \$a0
--	---------------------------------	---	---------	--



What is true about register v0?

- 0% A. It can only be set and copied; it cannot be used for intermediate arithmetic operations
- 8. It is stored in physical register number 0010_2 .
- C. Based on our calling convention, it holds the value being returned from a function unless the return value is longer than 32 bits.
- $^{0\%}$ D. B and C only
- % E. A and B only
- •% F. None of the above.



Issues Influencing Processor Design

- Instruction Set
- Applications
- Other
 - Operating system
 - Support for modern languages
 - Memory system
 - Parallelism
 - Debugging
 - Virtualization
 - Fault Tolerance
 - Security

Instruction Set

- Over-arching concern: Compiling high level language constructs into efficient machine code
- But other factors are in play
 - Market pressure
 - Performance
 - Technology workarounds

Influence of Applications on Instruction Set Design

- Number crunching requires efficient floating point
 - Development of floating point hardware
- Media applications deal with streaming data
 - Intel MMX extensions
- Gaming requires sophisticated graphic processing
 - Need GPU chips