

|                     |   |                                                              |      |     |           |
|---------------------|---|--------------------------------------------------------------|------|-----|-----------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 1/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |           |

# EDA user's manual

Tool name (version):

## High-Level design supporting tool ssgen user's manual (v1.8)

**Abbreviation: ssgen**

---

### Outline

This manual is a summary of the execution procedure to apply ssgen to the high-level design efficiently.

---

### Related material

|                     |   |                                                              |      |     |           |
|---------------------|---|--------------------------------------------------------------|------|-----|-----------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 2/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |           |

## Attention

The copyright of this manual is reserved by Renesas Electronics Corp.

Part or this entire manual cannot be used or copied without permission.

Alert that EDA division cannot assume all the responsibilities about the influence of the result  
by illegally using this manual.

The descriptions in this manual might change without a previous notice in the future.

All Rights Reserved. Copyright (C) 2011-2015 Renesas Electronics Corp.

|              |   |   |                                                       |     |           |
|--------------|---|---|-------------------------------------------------------|-----|-----------|
| Confidential | - | - | Rev.                                                  | 1.8 | 3/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |           |

## Contents

|                                                                |    |
|----------------------------------------------------------------|----|
| 1. Introduction.....                                           | 5  |
| 1.1 About this manual .....                                    | 5  |
| 1.2 What is ssgen? .....                                       | 5  |
| 2. Environmental setting.....                                  | 5  |
| 3. Functional overview.....                                    | 6  |
| 3.1 SystemC module generation mode .....                       | 6  |
| 3.1.1 Module generation mode.....                              | 6  |
| 3.1.2 Hierarchy generation mode.....                           | 7  |
| 3.2 Memory model .....                                         | 9  |
| 3.2.1 Simulation environment .....                             | 9  |
| 3.2.2 Kind of memory model .....                               | 10 |
| 3.2.3 Pattern of generation model including memory model ..... | 10 |
| 3.3 Asynchronous circuit module .....                          | 13 |
| 4. Design procedure using ssgen .....                          | 17 |
| 5. Command line option.....                                    | 19 |
| 6. Command .....                                               | 20 |
| 6.1 Module generation command .....                            | 20 |
| 6.1.1 Reference of module generation command .....             | 22 |
| 6.1.2 Format of module definition file .....                   | 44 |
| 6.2 Hierarchy generation command .....                         | 45 |
| 6.2.1 Reference of hierarchy generation command.....           | 46 |
| 6.2.2 Format of hierarchy definition file .....                | 51 |
| 7.Specifying macro to command parameters .....                 | 52 |
| 8. Example of output file of ssgen.....                        | 53 |
| 8.1 Example of output file of module generation mode .....     | 53 |
| 8.1.1 SystemC description .....                                | 54 |
| 8.1.2 testbench description .....                              | 61 |

|                     |   |                                                              |      |     |           |
|---------------------|---|--------------------------------------------------------------|------|-----|-----------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 4/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |           |

|                                                                      |            |
|----------------------------------------------------------------------|------------|
| 8.1.3 memory model .....                                             | 68         |
| 8.1.4 memory interface module .....                                  | 76         |
| 8.1.5 CtoS script .....                                              | 78         |
| 8.1.6 SLEC script .....                                              | 81         |
| 8.1.7 Checker script .....                                           | 83         |
| 8.1.8 Macro function for memory access.....                          | 86         |
| <b>8.2 Example of output file of hierarchy generation mode .....</b> | <b>88</b>  |
| 8.2.1 SystemC description of hierarchy module .....                  | 89         |
| 8.2.2 testbench description .....                                    | 91         |
| 8.2.3 memory model .....                                             | 92         |
| 8.2.4 Simulation execution script .....                              | 97         |
| 8.2.5 CtoS script .....                                              | 103        |
| 8.2.6 module definition file .....                                   | 104        |
| <b>9. Macro function for memory access.....</b>                      | <b>105</b> |
| <b>10. Output Message .....</b>                                      | <b>110</b> |

|                     |   |   |                                                              |     |           |
|---------------------|---|---|--------------------------------------------------------------|-----|-----------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 5/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |           |

# 1. Introduction

## 1.1 About this manual

This manual has aimed to apply high-level design supporting tool ssgen (Synthesizable SystemC code Generator) to the high-level design efficiently.

## 1.2 What is ssgen?

Ssgen is a tool that generates complicated SystemC description parts such as module definition, port connections, and external memory accesses, automatically. The designer can concentrate on implementing the main function by generating the SystemC framework with this tool.

## 2. Environmental setting

Execution file ssgen.pl is necessary for the design by using ssgen. Please contact SIDA if you need these files. These files are installed in the following path. Please get them from the following path.

[REL] /common/appl/Renesas/SystemC/utility/ssgen

Ssgen is a perl script. The below table shows the system environment of ssgen.

| OS                                  | Version of Perl   |
|-------------------------------------|-------------------|
| Linux (RHEL3, RHEL4, RHEL5, SLES10) | perl v5.8.0       |
| WindowsXP                           | Active Perl v5.14 |

And, the below table shows the basic version of EDA tools linking to ssgen.

| EDA tool                                      | Version       |
|-----------------------------------------------|---------------|
| OSCI SystemC                                  | 2.2           |
| VCS-MX of Synopsys                            | 2011.12-sp1-1 |
| IES of Cadence                                | 12.10s004     |
| CtoS of Cadence                               | 14.20-p100    |
| 1Team:System of Atrenta                       | 1.16.7        |
| SLEC of Calypto                               | 7.1j          |
| SSChecker of DA-gi                            | 2.4.1         |
| Overflow checker of Cadence                   | v1.65         |
| SystemC coverage environment cpp2ins of DA-gi | v1.2          |

It is possible to change the environment and the version arbitrarily by specifying the input to ssgen.

## 3. Functional overview

### 3.1 SystemC module generation mode


Ssgen has the module generation mode and the hierarchy generation mode. The module generation mode generates the SystemC framework from the module definition file which is an input file of this mode. The hierarchy generation mode generates the hierarchical module instantiating internal modules from the hierarchy definition file which is an input file of this mode.

Ssgen switches the module generation mode and the hierarchy generation mode by the format of input file.

Moreover, it is also possible that both modes generate the model of module, the testbench, the memory model, simulation execution script (for OSCI-Sim, VCS-MX of Synopsys, and for IES of Cadence), the CtoS script (CtoS: high-level synthesis tool of Cadence) and etc.

#### 3.1.1 Module generation mode

The figure below shows the I/O of the module generation mode. This mode generates the model of the module (SystemC model), the model of the testbench, the memory model, the simulation execution script, the CtoS script, the SLEC script, the checker script and the memory interface module (SystemC model and the CtoS script) from a module definition file. About, condition of generation of a memory interface module, refer to the command reference of {u|s}mem.



|              |   |   |                                                       |     |           |
|--------------|---|---|-------------------------------------------------------|-----|-----------|
| Confidential | - | - | Rev.                                                  | 1.8 | 7/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |           |

When ssgen generates the model of the module, the model of the testbench, and the simulation execution script and the CtoS script, if the same name file exists, ssgen takes the following measures for prevention from overwrite.

(1) the source files of module and testbench


ssgen generates a file by the name which added "\_tmp" to the last of the file name, without renaming the existing file. For example, when dut.cpp exists at the time of dut.cpp generation, it generates by a name called dut.cpp\_tmp. It is overwritten when dut.cpp\_tmp already exists.

(2) the other files

ssgen generates these files after renaming the existing files. For example, when ssgen generates dut.h and dut.h already has existed, ssgen generates dut.h after renaming the existing dut.h to dut.h.1. When dut.h and dut.h.1 already have existed, ssgen generates dut.h after renaming the existing dut.h to dut.h.2. Because the generated code doesn't depend on the content of the module definition file, rename operations are not worked about mem\_rw1.h, mem\_r1w1.h, vpd.ucli or probe.tcl.

### 3.1.2 Hierarchy generation mode


The figure below shows the I/O of the hierarchy generation mode. This mode generates the model of a hierarchical module that bundles one or more internal modules, the model of the testbench, the memory model, the simulation execution script, CtoS script for hierarchy RTL generation, SLEC script for hierarchy module, the checker script and the memory interface module (SystemC model and the CtoS script) from a hierarchy definition file.



When ssgen generates the model of the hierarchical module, the model of the test bench, and the simulation execution script and the CtoS script, if the same name file exists, ssgen generates these files after renaming the existing files in the same way as the module generation mode.

In the hierarchy generation mode, ssgen connects the signal between internal modules as follows.

- If internal modules have an same name port and the port is the pair of input and output between internal modules, or if the connection of input and output pair is specified by BIND (the below-mentioned bind command), ssgen connects the signal(sc\_signal) between internal modules (signal x in the figure below).
- The ports except the above is tapped out as a port of a hierarchical module (v and w in the figure below). If internal modules have same name port, ssgen merges it and connect it to internal modules (clk and rst in the figure below).
- Ssgen connects an output port of an internal module to input ports of two or more modules by fan-out.
- When TAP (the following tap commands) is specified with the hierarchy definition file for connecting signal between internal modules, the signal is tapped out as an output port of a hierarchical module (y and tap\_y in the figure below). It is also possible to specify TAP to a port and to pull out as a port of a hierarchy module by an alias.
- When an internal module has the memory definition, ssgen generates the memory access ports in a hierarchical module.





## 3.2 Memory model

In ssgen, when the SystemC module has the memory access, the memory model can be generated. Moreover, the function description for the SystemC module/testbench to access the memory can be generated.

### 3.2.1 Simulation environment


In the simulation environment of SystemC generated with ssgen, it can be operated by switching the following two memory access description.

- Memory port access description connected to a memory model (**Default from v1.5**)
- Memory array access description without memory ports (**Not supported from v1.5**)

The memory port access and the memory array access are switched by the macro specification (`_MEM_MODEL` macro) when compiling. The memory port access description becomes effective when the `_MEM_MODEL` macro is specified, and when `_MEM_MODEL` macro is not specified, the memory array access description becomes effective.

To make high-level synthesis, it is necessary to use the memory port access description.


The following figure shows a simulation environment including 2-port memory model.



We recommend that you select memory port access description in SystemC simulation (specifying `_MEM_MODEL` macro). Because the simulation speed of memory array access description rarely different from that of memory port access description.

### 3.2.2 Kind of memory model

Ssgen corresponds to two memory models (single port memory and 2 port memory). You can select whether you use or not chip-select port (cs) of single port memory, whether you use or not write-enable (we)/chip-select (cs)/read-enable port (re) of 2 port memory, and also whether you use or not chip-select port (cs) of dual port memory in the module definition file.




All memory models which are generated by ssgen have a function storing previous value of read data port. A value of read data port has never been changed until the next read access. So, if you don't expect to store previous value of read data, please change memory model directly.

### 3.2.3 Pattern of generation model including memory model


Ssgen can generate the design pattern including memory model as follows.

#### (1) When the DUT module accesses the single port memory




## (2) When the DUT module Read/Write accesses 2 port memory

In the example of the following figure, supports the both cases when the clock of module A and the clock of module B are the same, and when the clock of module A and the clock of module B differ.




## (3) When the DUT module Read accesses 2 port memory




Generate ports and functions about "memory write" in the testbench

## (4) When the DUT module Write accesses 2 port memory



Generate ports and functions about "memory read" in the testbench


## (5) When the DUT module Read/Write accesses single port memory




Ssngen generate interface module

- Simple R/W selector logic
- You can customize the logic

(6) When the DUT module Read accesses single port memory




(7) When the DUT module Write accesses single port memory




(8) When the DUT modules Read/Write access dual port memory

In the example of the following figure, supports the both cases when the clock of module A and the clock of module B are the same, and when the clock of module A and the clock of module B differ.



### (9) When a DUT module Read/Write accesses dual port memory



Ssgen does not support design models including memory model as follows.





- Two or more modules access one single port memory Read or 2 port memory Read.
- Two or more modules access one single port memory Write or 2 port memory Write.
- One module which has logic has both A and B port for a dual port memory




## 3.3 Asynchronous circuit module


Ssgen generates eight type asynchronous circuits by options.

- 4 type circuits for single bit data transfer and 4 type circuits for bus data transfer
- Asynchronous circuits will be generated by the option of **bind** command in hierarchy definition file (Refer to 6.2 about **bind** command)
- The name rule of module which is generated for asynchronous transfer is "sync\_SenderClockName2ReceiverClockName". For example, the module name is "sync\_clka2clkb" when asynchronous transfer is from clka to clkb. You can add the prefix to the module name by specifying **prefix\_sync** command (Refer to 6.2 for more detail).

| Type       |                           | option of bind command                     |
|------------|---------------------------|--------------------------------------------|
| Single bit | Level type                | -sync_level                                |
|            | Positive edge type        | -sync_posedge                              |
|            | Negative edge type        | -sync_negedge                              |
|            | Toggle type               | -sync_toggle                               |
| Bus signal | Level type enable         | -sync_bus -enable_level EnableSignalName   |
|            | Positive edge type enable | -sync_bus -enable_posedge EnableSignalName |
|            | Negative edge type enable | -sync_bus -enable_negedge EnableSignalName |
|            | Toggle type enable        | -sync_bus -enable_toggle EnableSignalName  |










## 4. Design procedure using ssgen

This chapter shows the design procedure using ssgen. Here, the design procedure of the following design pattern is described. In this example, OSCI-Sim is used for the SystemC simulation.

Please refer to chapter 5 for details of the command line option of ssgen.



### (1) Preparation for module definition file and hierarchy definition file

You should prepare module definition file A.in of module A, module definition file B.in of module B, and hierarchy definition file DUT.in.

### (2) Generation model of module A (module generation mode)

When ssgen generates the model of module A, generates also the CtoS script of module A (-ctos).

```
%s> ssgen.pl -in A.in -ctos
```

Output file: A.h/A.cpp (model of module A)

run\_ctos.csh/ctos\_lsfs/ctos\_A.tcl (CtoS script of module A)

tb\_A.h/tb\_A.cpp (testbench for module A but not be used for this example)

### (3) Generation model of module B (module generation mode)

When ssgen generates the model of module B, generates also the CtoS script of module B (-ctos).

```
%s> ssgen.pl -in B.in -ctos
```

Output file: B.h/B.cpp (model of module B)

run\_ctos.csh/ctos\_lsfs/ctos\_B.tcl (CtoS script of module B)

run\_ctos.csh/ctos\_lsfs are the same file generated by step (2)

tb\_B.h/tb\_B.cpp (testbench for module B but not be used for this example)

### (4) Generation hierarchical module DUT (hierarchy generation mode)

When ssgen generates hierarchical module DUT, generates also the CtoS script of module DUT (-ctos). In order to simulate it in the DUT hierarchy, generates the simulation script for OSCI-Sim (-osci). Moreover, generates 2 port memory model because module A of DUT's sub module have the write access to two port memory (-mem).

|                     |                                                              |   |      |     |            |
|---------------------|--------------------------------------------------------------|---|------|-----|------------|
| <b>Confidential</b> | -                                                            | - | Rev. | 1.8 | 18/125Page |
| -                   | <b>High-Level design supporting tool ssgen user's manual</b> |   |      |     |            |

```
%s> ssgen.pl -in DUT.in -ctos --osci -mem
```

Output file: DUT.h/DUT.cpp (SystemC description of module DUT)

run\_ctos\_DUT.sh/ctos\_DUT.tcl (CtoS script of module DUT)

tb\_DUT.h/tb\_DUT.cpp/main\_DUT.cpp (test bench for module DUT)

Makefile/Makefile.defs (OSCI-Sim script)

mem\_1r1w.h (2 port memory model)

mod\_DUT.in (module definition file for DUT hierarchy but not be used for this example).

### **(5) Implement module function**

Please implement module function on A.h/A.cpp and B.h/B.cpp. Moreover, implement testbench function on tb\_DUT.h/tb\_DUT.cpp/ main\_DUT.cpp.

### **(6) Execution OSCI-Sim**

Please verify the implemented function with OSCI-Sim.

```
%s> run_gcc.csh
```

When you want to dump signal value to VCD file, use -vcd option (run\_gcc.csh -vcd)

When you want to specify the hierarchy level of dump, use the number (run\_gcc.csh -vcd 1)

### **(7) Generation the RTL description by CtoS.**

Please generate the RTL description by CtoS after you have finished verification of the module function with OSCI-Sim. RTL description (A.v, B.v, DUT.v) of each module is generated by using the CtoS script generated at step (2), (3) and (4).

```
%s> run_ctos.csh
```

## 5. Command line option

The below table shows the list of the command line options that can be specified when execute ssgen.pl.

| Option                         | Content of processing                                                                                                                                                                                |
|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -in <i>filename</i>            | Specify the module definition file or the hierarchy definition file.<br><b>(mandatory option)</b>                                                                                                    |
| -out <i>outdir</i>             | Specify the directory path where Ssgen generates output files in.<br>If not specify this option, Ssgen generates output files in current directory.<br>(It is impossible to specify un-existed path) |
| -mem                           | Generate memory model (mem_rw1.h, mem_r1w1.h, mem_r1w1_2clk.h).                                                                                                                                      |
| -ctos                          | Generate CtoS script for synthesis.                                                                                                                                                                  |
| -osci                          | Generate Makefile for the OSCI compile.                                                                                                                                                              |
| -vcs [ <i>memsize osname</i> ] | Generate the script file for the VCS-MX simulation.<br>If necessary, specify the memory size and OS name for bs command.<br>(Default memory size is 500, and OS name is RHEL5.)                      |
| -ies [ <i>memsize osname</i> ] | Generate the script file for the IES simulation.<br>If necessary, specify the memory size and OS name for bs command.<br>(Default is memory size is 500, and OS name is RHEL5.)                      |
| -checker                       | Generate the script files for 1Team:System and SSChecker.                                                                                                                                            |
| -slec                          | Generate the script file for SLEC<br>(Ignore this option when input file is the hierarchy definition file)                                                                                           |
| -ins                           | Generate the script file for SystemC coverage environment (cpp2ins)<br><b>By this option, the input SystemC file in all tool script are changed from ".cpp" to "_ins.cpp"</b>                        |
| -ifv                           | Generate the sample script for IFV (Preliminary feature)                                                                                                                                             |
| -sva                           | Generate SVA module and bind description between DUV and SVA module<br>(Preliminary feature)                                                                                                         |
| -sta                           | Generate STAcheck script for CtoS-RTL (Preliminary feature)                                                                                                                                          |
| -only_script                   | Generate only script file.<br>Specify with needed script options. (some of -ctos/-osci/-vcs/-ies)                                                                                                    |
| -notb                          | Stop generating testbench files.                                                                                                                                                                     |
| -include <i>filename</i>       | Specify the other files for include (SSGEN treats this option same as `include command which is described later). Multi specified OK.                                                                |

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 20/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

| Option              | Content of processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -D<macro>[=<value>] | Specify the macro of SSGEN preprocessor in module definition file or hierarchy definition file (SSGEN treats this option same as `define` command which is described later). Multi specified OK.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| -subdir             | Generates files in sub-directories<br>src/ SystemC module files<br>tb/ Testbench files(when not specifying -notb)<br>ctos/ CtoS script(when specifying -ctos)<br>1team/ 1Team:System script(when specifying -checker)<br>sschecker/ SSChecker script(when specifying -checker)<br>overflow/ Overflow checker script(when specifying -checker)<br>src_ins/ SystemC coverage environment (when specifying -ins)<br>gcc/ OSCI simulation script(when specifying -osci)<br>vcs/ VCS-MX script(when specifying -vcs)<br>ies/ IES script(when specifying -ies)<br>slec/ SLEC script(when specifying -slec)<br>ifv/ IFV script(when specifying -ifv)<br>sva/ SVA files(when specifying -sva)<br>sta/ STAccheck script(when specifying -sta) |

## 6. Command

This chapter explains the command specified in the module definition file and the hierarchy definition file of the input file of ssgen. The commands used in the module generation mode and the commands used in the hierarchy generation mode are prepared separately.

### 6.1 Module generation command

The below table shows the list of the command used in the module generation mode. Please specify a necessary command with the module definition file, and input it to ssgen.

| Command name                                                                                                         | Explanation                                                                                                                                                                                                                    |
|----------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| changelog                                                                                                            | Generate description of update history (summary log for changing).                                                                                                                                                             |
| style_module                                                                                                         | Specify the style of module and constructor definition.<br>sc:"SC_MODULE" and "SC_CTOR"<br>c++: using class definition<br>If not specify this command, the default style is "sc".                                              |
| space_indent                                                                                                         | Specify the number of indent spaces of generation description.<br>If not specify this command, the default number is 4.                                                                                                        |
| env_systemc/env_ssgen/env_vcs/env_ies/env_ctos/env_vcs_gcc/env_1team/env_sschecker/env_overflow/env_cpp2ins/env_slec | Specify the environment setting path of SystemC/ssgen/ VCS-MX/IES/CtoS/1Team:System/SSChecker/Overflow checker/cpp2ins/SLEC<br>· If not specify these commands, the default paths are as the EWS environment of REL / Musashi. |
| mem_suffix                                                                                                           | Specify the suffix configuration file for specifying suffix of memory port.                                                                                                                                                    |
| style_alloc                                                                                                          | Specify the style of module instantiation in sc_main.<br>static: static instantiation<br>dynamic: dynamic instantiation<br>If not specify this command, the default style is "static".                                         |

|                     |   |   |                                                              |     |            |
|---------------------|---|---|--------------------------------------------------------------|-----|------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 21/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |            |

| Command name                              | Explanation                                                                                                                                                                                                                                                               |
|-------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| vcd_trace                                 | Control generation of sc_trace descriptions for ports and signals<br>on: generate sc_trace descriptions<br>off: not generate sc_trace descriptions<br>If not specify this command, sc_trace descriptions are generated in default configuration.                          |
| toggle_coverage                           | Generate toggle coverage descriptions for all bits of all input/output ports<br>on: generate the toggle coverage descriptions<br>off: not generate the toggle coverage descriptions<br>If not specify this command. toggle coverage descriptions are not generated        |
| hdl_observer                              | Generate signal connection descriptions between sc_signal and internal signal of Verilog/SVA module directly.<br>· If not specify this command, the descriptions are not generated<br>· This command supports only Cadence IES                                            |
| ctos_period                               | Specify the clock period (ps) constraint of CtoS script                                                                                                                                                                                                                   |
| ctos_target_lib                           | Specify the technology library file of CtoS script                                                                                                                                                                                                                        |
| wait_expand                               | Generate my_wait descriptions in old SSGEN style (older version than v1.7)                                                                                                                                                                                                |
| `include                                  | Specify the other module definition file for including.                                                                                                                                                                                                                   |
| `define                                   | Specify the define macro that becomes effective only in the input file.                                                                                                                                                                                                   |
| `ifdef/`ifndef/`if/<br>`elif/`else/`endif | Specify `ifdef syntax that becomes effective only in input file.                                                                                                                                                                                                          |
| #include                                  | Generate the include description of the header file.                                                                                                                                                                                                                      |
| #define                                   | Generate the define macro description.                                                                                                                                                                                                                                    |
| #ifdef/#endif                             | Generate the #ifdef /#endif description.                                                                                                                                                                                                                                  |
| module                                    | Specify module name.                                                                                                                                                                                                                                                      |
| clock                                     | Generate clock port.                                                                                                                                                                                                                                                      |
| areset                                    | Generate asynchronous reset port.                                                                                                                                                                                                                                         |
| sreset                                    | Generate synchronous reset port.                                                                                                                                                                                                                                          |
| soft_reset                                | Generate internal signal for soft reset.                                                                                                                                                                                                                                  |
| uinN/sinN                                 | Generate input port (sc_in).<br>· uinN generates the port with the sc_uint type, sinN generates with sc_int type.<br>· The bit width is specified by N(If N is 'b', bool type is adopted).                                                                                |
| uoutN/soutN                               | Generate output port (sc_out).<br>· The specification of sign type and bit width is the same as uinN/sinN command.<br>· It is possible to set initial value by '=' (When not set, default value is 0).                                                                    |
| uregN/sregN                               | Generate internal signal (sc_signal).<br>· The specification of sign type and bit width and initial value is the same as uoutN/soutN command.                                                                                                                             |
| uvarN/svarN                               | Generate member variable with SystemC data type.<br>· The specification of sign type and bit width and initial value is the same as uoutN/soutN command.<br>· It is possible to set const type by "const" identifier.                                                     |
| char/uchar/short/<br>ushort/int/uint      | Generate C data type member variable.<br>· char/short/int command generates char/short/int type variable.<br>· The command started by "u" generates it with the unsigned type.<br>· The specification of initial value and const type is the same as uvarN/svarN command. |
| uevN/sevN                                 | Generate extend SystemC data type member variable.<br>· The specification of sign type and bit width and initial value is the same as uoutN/soutN command.                                                                                                                |
| umem/smem                                 | Generate memory access description for both port access and array access.<br>· umem uses sc_uint type for data, and smem uses sc_int types.                                                                                                                               |
| cthread                                   | Generate SC_CTHREAD.                                                                                                                                                                                                                                                      |
| method                                    | Generate SC_METHOD.<br>· It is possible to specify the sensitivity list.                                                                                                                                                                                                  |
| func                                      | Generate the member function.                                                                                                                                                                                                                                             |

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 22/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

| Command name | Explanation                                                                                                                                                             |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| !-- --!      | Free area<br>·The part enclosed with this command is output to the output header file as it is.                                                                         |
| //           | Comment<br>·The line started by "/" is treated as comment and is skipped.<br>·The comment described in the each command by "/" is output to the output file as comment. |

## 6.1.1 Reference of module generation command

Details of each command are described as follows.

### changelog

Describe update history (summary log for changing). The described history is output to the head of the header file.

#### Format:

changelog - *history*

#### Example:

changelog - 2011/1/1 1 Renesas new

### style\_module

Specify the style of module and constructor definition (SC\_MODULE/SC\_CTOR definition or general class definition). When specify "sc", SC\_MODULE/SC\_CTOR definition are used, when specify "c++", the general class definition is used. It is also possible to use "SC" and "C++" instead of "sc" and "c++".

When this command is unspecified, "sc" (the SC\_MODULE/SC\_CTOR definition) is adopted.

#### Format:

style\_module {sc|c++}

#### Example:

style\_module sc

### space\_indent

Specify the number of indent spaces of generation description.

When this command is unspecified, the default number is 4.

#### Format:

space\_indent *SpaceNum*

#### Example:

space\_indent 2

### env\_systemc

Specify the path of SystemC library. The path specified as this command is set in Makefile.defs generated at the time of the command line option "-osci" specification. It is not checked whether the

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 23/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

path specified as this command exists or not.

"/common/appl/Renesas/SystemC/SystemC-2.2" is adopted at the time of un-specifying of this command.

**Format:**

`env_systemc SystemCLibraryPath`

**Example:**

`env_systemc /RVC/SystemC/SystemC-2.2`

## env\_ssgen

Specify the path of ssgen library file. The path specified as this command is set in compile option "-l" in script files. It is not checked whether the path specified as this command exists or not.

"/common/appl/Renesas/SystemC/utility/ssgen" is adopted at the time of un-specifying of this command.

**Format:**

`env_ssgen SsgenLibraryFilePath`

**Example:**

`env_ssgen /RVC/SystemC/ssgen`

## env\_vcs

Specify the path of the environment configuration file of VCS-MX. The path specified as this command is set in run\_vcs.csh generated at the time of the command line option "-vcs" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/vcs\_mx.CSHRC\_2011.12-sp1-1" is adopted at the time of un-specifying of this command.

**Format:**

`env_vcs VCSEnvFile`

**Example:**

`env_vcs /RVC/dotfiles/vcs_mx.CSHRC_2011.12-sp1-1`

## env\_ies

Specify the path of the environment configuration file of IES. The path specified as this command is set in run\_ies.csh generated at the time of the command line option "-ies" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/cadence.CSHRC\_ius12.10s004" is adopted at the time of un-specifying of this command.

**Format:**

`env_ies IESEnvFile`

**Example:**

|                     |   |   |                                                              |     |            |
|---------------------|---|---|--------------------------------------------------------------|-----|------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 24/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |            |

env\_ies /RVC/dotfiles/cadence.CSHRC\_ius12.10s004

## env\_ctos

Specify the path of the environment configuration file of CtoS. The path specified as this command is set in run\_ctos.csh generated at the time of the command line option "-ctos" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/cadence.CSHRC\_ctos\_v14.20-p100" is adopted at the time of un-specifying of this command.

### Format:

env\_ctos *CtoSEnvFile*

### Example:

env\_ctos /RVC/dotfiles/cadence.CSHRC\_ctos\_v13.20-s200

## env\_vcs\_gcc

Specify the path of the environment configuration file of GCC used by VCS-MX. The path specified as this command is set in vcs\_lsfsch\_sc and vcs\_lsfsch\_rtl generated at the time of the command line option "-vcs" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/Synopsys/vg\_gnu\_package/2011.12/linux/source\_me\_gcc4\_32.csh" is adopted at the time of un-specifying of this command.

### Format:

env\_vcs\_gcc *GCCEnvFile*

### Example:

env\_vcs\_gcc /RVC/VG\_GNU\_PACKAGE/linux/source\_me\_gcc3\_32.csh

## env\_1team

Specify the path of the environment configuration file of 1Team:System. The path specified as this command is set in run\_1team.csh generated at the time of the command line option "-checker" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/1TeamSystem.CSHRC\_1.16.7" is adopted at the time of un-specifying of this command.

### Format:

env\_1team *1TeamSystemEnvFile*

### Example:

env\_ctos /RVC/dotfiles/1TeamSystem.CSHRC\_1.16.7

## env\_sschecker

Specify the path of the script file of SSChecker. The path specified as this command is set in run\_sschecker.csh generated at the time of the command line option "-checker" specification. It is not



|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 25/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

checked whether the path specified as this command exists or not.

"/common/app/Renesas/SystemC/utility/SSChecker/v2.4.1" is adopted at the time of un-specifying of this command.

**Format:**

`env_sschecker SSCheckerFilePath`

**Example:**

`env_sschecker /RVC/SystemC/sschecker`

## env\_overflow

Specify the path of the script file of Overflow checker. The path specified as this command is set in `run_overflow.csh` generated at the time of the command line option "-checker" specification. It is not checked whether the path specified as this command exists or not.

"/common/app/Renesas/SystemC/utility/ctos/check\_overflow/v1.65" is adopted at the time of un-specifying of this command.

**Format:**

`env_overflow OverflowCheckerFilePath`

**Example:**

`env_overflow /RVC/SystemC/overflow`

## env\_cpp2ins

Specify the path of the script file of `cpp2ins`. The path specified as this command is set in `run_cpp2ins.csh` generated at the time of the command line option "-ins" specification. It is not checked whether the path specified as this command exists or not.

"/common/app/Renesas/SystemC/utility/coverage/v1.2" is adopted at the time of un-specifying of this command.

**Format:**

`env_cpp2ins cpp2insFilePath`

**Example:**

`env_cpp2ins /RVC/SystemC/coverage`

## env\_slec

Specify the path of the environment configuration file of SLEC. The path specified as this command is set in `run_slec_sc.csh` and `run_slec_eq.csh` generated at the time of the command line option "-slec" specification. It is not checked whether the path specified as this command exists or not.

"/common/app/dotfiles/slec.CSHRC\_7.1j" is adopted at the time of un-specifying of this command.

**Format:**

`env_slec SLECEnvFile`

**Example:**

env\_slec /RVC/dotfiles/slec.CSHRC\_7.1j

## mem\_suffix

Specify the suffix configuration file for specifying suffix of memory port. Suffix settings which are specified in the suffix configuration file are applied to memory ports generated by all {u|s}mem commands. “-suffix” option of {u|s}mem command (described later) has priority over this command. Format of suffix configuration file and port kinds are as follows. The port which does not have specification within suffix configuration file adopts default suffix.

| Memory type                                | Port kinds            | Port identifier | Default suffix |
|--------------------------------------------|-----------------------|-----------------|----------------|
| Single port memory (rw1 or rw1:r or rw1:w) | Address               | rw1_ad          | ad1            |
|                                            | Write data            | rw1_wd          | wd1            |
|                                            | Write enable          | rw1_we          | we1            |
|                                            | Read data             | rw1_rd          | rd1            |
|                                            | Chip select           | rw1_cs          | cs1            |
|                                            | Write address         | rw1_wa          | wa1            |
|                                            | Read address          | rw1_ra          | ra1            |
|                                            | Read enable           | rw1_re          | re1            |
| 2port memory (r1w1:r or r1w1:w)            | Write address         | r1w1_wa         | wa1            |
|                                            | Write data            | r1w1_wd         | wd1            |
|                                            | Write enable          | r1w1_we         | we1            |
|                                            | Read address          | r1w1_ra         | ra1            |
|                                            | Read data             | r1w1_rd         | rd1            |
|                                            | Read enable           | r1w1_re         | re1            |
|                                            | Chip select           | r1w1_cs         | cs1            |
| Dual port memory (rw2:a or rw2:b)          | Address (A port)      | rw2a_ad         | ad1            |
|                                            | Write data (A port)   | rw2a_wd         | wd1            |
|                                            | Write enable (A port) | rw2a_we         | we1            |
|                                            | Read data (A port)    | rw2a_rd         | rd1            |
|                                            | Chip select (A port)  | rw2a_cs         | cs1            |
|                                            | Address (B port)      | rw2b_ad         | ad2            |
|                                            | Write data (B port)   | rw2b_wd         | wd2            |
|                                            | Write enable (B port) | rw2b_we         | we2            |
|                                            | Read data (B port)    | rw2b_rd         | rd2            |
|                                            | Chip select (B port)  | rw2b_cs         | cs2            |

Format:

Port identifier=*Suffix*

Example:

```
r1w1_wa=waddr
r1w1_wd=wdata
r1w1_we=wreq
r1w1_cs=wcs
```

**Format:**

mem\_suffix *suffixfile*

**Example:**

mem\_suffix suffix.txt

|                     |   |   |                                                              |     |            |
|---------------------|---|---|--------------------------------------------------------------|-----|------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 27/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |            |

## style\_alloc

Specify the style of module (DUT and testbench) instantiation in sc\_main. When specify "static", static instantiation is used, when specify "dynamic", dynamic instantiation is used. If stack overflow is caused by module having large logic, we recommend using this command with "dynamic".

When this command is unspecified, "static" is adopted.

### Format:

```
style_alloc {static|dynamic}
```

### Example:

```
style_alloc static
```

## vcd\_trace

Control generation of sc\_trace descriptions for ports and signals. When specify "on", sc\_trace descriptions are generated, when specify "off", sc\_trace descriptions are not generated. Also, when specify "clk\_off", sc\_trace description of signal defined by clock command is not generated. If there is much number of signals in design, we recommend that you specify this command with "off" in module whose signals are unnecessary to be dumped in VCD trace file, because VCD trace works wrongly if the number of signals is more than 17576 in a design.

When this command is unspecified, "on" is adopted.

### Format:

```
vcd_trace {on|off|clk_off}
```

### Example:

```
vcd_trace off
```

## toggle\_coverage

Control generation of toggle coverage descriptions for all bits of all input/output ports. When specify "on", toggle coverage descriptions are generated, when specify "off", toggle coverage descriptions are not generated. Also, when specify "only\_in", toggle coverage descriptions of input ports are only generated.

The targets of this command are input/output ports generated by {u|s}inN and {u|s}outN. By this command, you can measure the transition "0->1" and "1->0" for each bit of each port in SystemC code coverage.

When this command is unspecified, "off" is adopted.

### Format:

```
toggle_coverage {on|off|only_in}
```

### Example:

```
toggle_coverage on
```

### Notes:

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 28/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

- This command will be ignored if this command is specified in module definition file which has no cthread command.

## hdl\_observer

Generate signal connection descriptions between sc\_signal and internal signal (reg declaration) of Verilog/SVA module directly. Support only Cadence IES, connect sc\_signal and Verilog/SVA internal signal by "control\_foreign\_signal". The targets of this command is sc\_signal variable generated by {u}s}regN and {u}s}evN command.

Also, generate the reg declaration descriptions of HDL module. The file name of the descriptions is *ModuleName1\_ModuleName2.svh*. Here, *ModuleName1* is specified by "-module" option, *ModuleName2* is specified by "module" command which is described later.

HDL module name is specified by "-module" option. This option is mandatory.

You can add the prefix to internal signal name of HDL module by "-prefix" option.

By "-debug\_trace" option, sc\_signal variable generated by "-debug\_trace" option of {u}s}varN, [u]char, [u]short and [u]int will be connected to the signal of HDL module.

### Format:

```
hdl_observer -ies -module HDLmoduleName [-prefix HDLsignalPrefix] [-debug_trace]
```

### Example:

```
hdl_observer -ies -module chk // Generate the connection descriptions between sc_signal and
                               // internal variable of HDL module "chk"
                               // When there is "uregb reg0",
                               //   reg0.control_foreign_signal("chk.reg0");
                               // is generated in SC_CTOR.
                               // And when "module test",
                               //   reg reg0;
                               // is generated in chk_test.svh
```

### Notes:

- Do not specify this command in module definition file whose module will be instantiated in multiple time. If you specify this command in the module definition file, multi-drive occurs because multi-instantiated sc\_signal are connected to only one reg variable.

## ctos\_period

Specify clock period constraint of CtoS. The time unit is "ps". The default constraint is 5000 ps.

### Format:

```
ctos_period ClockPeriod
```

### Example:

```
ctos_period 1000
```

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 29/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## ctos\_target\_lib

Specify the target library file of CtoS. You have to specify “.lib” of “.lib.gz” file in this command. The default target library file is “tutorial.lbr” which is installed in CtoS tool package.

### Format:

`ctos_target_lib LibraryFilePath`

### Example:

`ctos_target_lib /RVC/techX/techX.lib`

## wait\_expand

When specify “on”, the body of my\_wait is generated in the older style than v1.7.

Ssgen generates the call of function which is generated by ssgen oneself in my\_wait. From v1.8, ssgen generates the body of my\_wait in new style to avoid missed transport of the new call of generic function from newly generated source file (.cpp\_tmp) to existed source file (.cpp) by hand. By this command, ssgen generates the body of my\_wait in old style.

Do not specify this command in new IP development.

When this command is unspecified, “off” is adopted.

### Format:

`wait_expand {on|off}`

### Example:

`wait_expand on`

## `include

Include the other module definition file. Do not specify module command in an include file which is specified by this command.

### Format:

``include filename`

### Example:

``include common.in`

``include ../inc/common.in`

``include /ssgen/inc/common.in`

### Notes:

- Max nest level of include file is only one.

## `define

Specify the define macro name that becomes effective only in the input file. The defined macro name can be used for `ifdef command. Also, the defined macro name can be used for some command

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 30/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

parameters (refer to 7.).

**Format:**

```
`define macroname
```

**Example:**

```
`define MODE1
```

**Notes:**

- Please do not define "TESTBENCH" macro because it is a reserved word.

## **``ifdef` ifndef` if` elif` else` endif`**

Specify ``ifdef` syntax that becomes effective only in the input file. Only an effective range is taken as an input command in ``ifdef` ifndef` if` elif` else` endif`. Please set macro name to ``ifdef` ifndef` command. Please set arithmetic equation with macro, `defined(macro name)` and `!defined(macro name)` to ``if` elif` command

You can specify macro name by ``define` command or command line option "-D".

The command enclosed with the "TESTBENCH" macro is treated as a command for the testbench. The command that becomes effective in the "TESTBENCH" macro is only `uregN`, `sregN`, `uvarN`, `svarN`, `char`, `uchar`, `short`, `ushort`, `int`, `uint`, `func`, and a free area (!-- --!).

When you use a macro except "TESTBENCH", you can specify `areset`, `sreset`, `soft_reset`, `uinN`, `sinN`, `uoutN`, `soutN`, `uregN`, `sregN`, `uvarN`, `svarN`, `char`, `uchar`, `short`, `ushort`, `int`, `uint`, `umem`, `smem`, `method`, `func`, and a free area(!-- --!) in the macro.

When you want to set a macro name effective, please define the macro name by the ``define` command before use it by ``ifdef` command. (but "TESTBENCH" must not be defined because of the reserved word).

**Format:**

```
`ifdef macroname
```

**Example:**

```
`ifdef MODE1
```

```
ureg8 tmp // When `define MODE1 is defined, this command is valid.
```

```
`else
```

```
sreg8 tmp // When MODE1 is not defined, this command is valid
```

```
`endif
```

```
`ifdef TESTBENCH
```

```
ureg8 tb_tmp // Command for test bench
```

```
`endif
```

```
`ifndef MODE2
```

```
ureg8 tmp2 // When MODE2 is not defined, this command is valid
```

```
`elif defined(MODE3)
```

```
ureg8 tmp3 // When MODE3 is defined while MODE2 is not defined, this command is valid
```

|                     |   |   |                                                              |     |            |
|---------------------|---|---|--------------------------------------------------------------|-----|------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 31/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |            |

```

`endif
`if defined(ABC)
    ureg8 abc_tmp // When ABC is defined, this command is valid
`endif
`if defined(ABC) && !defined(DEF)
    ureg8 abcdef_tmp // When ABC is defined while DEF is not defined, this command is valid
`endif
`if (ABC > 3)
    ureg8 abc_over3 // When ABC > 3, this command is valid.
`endif

```

## #include

Generate the include description of the header file.

### Format:

```
#include "filename"
```

### Example:

```

#include "common.h"
#include "../inc/common.h"
#include "/ssgen/inc/common.h"
#include common.h // It encloses with "" in the output file like #include "common.h".

```

### Notes:

- Ssgen does not check whether the specified header file exists or not.

## #define

Generate the define macro description.

### Format:

```
#define macroname
```

### Example:

```

#define MODE1
#define MAX 512
#define ADD(a, b) ((a)+(b))

```

### Notes:

- To define multi line macro causes an error.

## #ifdef/#endif

Generate #ifdef/#endif description. You can specify only "\_DEBUG\*" macro or "\_SLEC\_BBOX" macro for #ifdef command. To specify other macro name for #ifdef causes an error.

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 32/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

The description part where `_DEBUG*` becomes effective is generated as a description for debugging. The commands that can be used in the `_DEBUG*` macro are only `uregN`, `sregN`, `uvarN`, `svarN`, `char`, `uchar`, `short`, `ushort`, `int`, `uint`, `func`, and a free area (!-- --!).

The description part where `_SLEC_BBOX` becomes effective is generated as a description for SystemC-RTL equivalence check using function blackboxing method. The commands that can be used in the `_SLEC_BBOX` macro are only `uinN`, `sinN`, `uoutN`, and `soutN`.

**Format:**

```
#ifdef _DEBUG_SIM
#endif
```

**Example:**

```
#ifdef _DEBUG_SIM
sreg8 tmp // output as a description for the debugging.
#endif
```

**Notes:**

- It is prohibited to make the nesting description of `#ifdef` and ``ifdef`.

## module

Specify the module name. This command must be always defined only once.

**Format:**

```
module modulename
```

**Example:**

```
module test
```

## clock

Generate a clock port with pos edge.

The default clock waveform is 100MHz pulse (10ns clock period) in simulation environment generated by ssgen.

You can specify the symbol of clock by “-symbol” option. The symbol name will be the command line option name in simulation environment. You can change the clock waveform by the command line option in simulation. If “-symbol” option is unspecified, the command line option name will be “-clk $n$ ”.

You can specify the time unit of clock waveform by “-time\_unit” option. Please specify “ns” or “ps”.

You can specify the clock period.

**Format:**

```
clock clockname [-symbol symbolname] [-time_unit {ns|ps}] [-period clockperiod]
```

**Example:**

```
clock clk // 10ns clock period waveform in simulation environment
// The clock waveform will be changed by “-clk1” in simulation environment
clock clkx -symbol CLKX -time_unit ps -period 1000
```



|                     |   |                                                              |      |     |            |
|---------------------|---|--------------------------------------------------------------|------|-----|------------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 33/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |            |

// 1000ps clock period waveform in simulation environment

// The clock waveform will be changed by "-CLKX" in simulation environment

## areset

Generate an asynchronous reset port. The active edge is specified by pos or neg. Please do not define this command 2 or more times.

Ssgen always generates an asynchronous reset as a top priority reset regardless of the order of specification of resets (areset, sreset and soft\_reset) in the module definition file.

Please set "-partial\_rst" option to the reset signal which reset selected module members. By this option, ssgen doesn't generate the reset constraint of the reset in SLEC script. By this, you can verify the equivalency of partial member reset behavior in SystemC-RTL equivalence check.

### Format:

```
areset resetname {pos|neg} [-partial_rst]
```

### Example:

```
areset rst_n neg // Asynchronous reset of negative edge
```

## sreset

Generate a synchronous reset port. The active edge is specified by pos or neg. The specification of "-partial\_rst" is same as areset command.

### Format:

```
sreset resetname {pos|neg} [-partial_rst]
```

### Example:

```
sreset rst pos // Synchronous reset of positive edge
```

## soft\_reset

Generate an internal signal for soft reset. The active edge is specified by pos or neg.

If Specify "-header" option, the body of SC\_METHOD function generating soft reset, and member function for soft reset trigger is output to header file instead of source file.

### Format:

```
soft_reset resetname {pos|neg} [-header]
```

### Example:

```
soft_reset rst pos // Inner Reset of positive edge
```

## uinN/sinN

Generate an input port (sc\_in). uinN generates the port with the sc\_uint type, sinN generates with sc\_int type. The bit width is specified by N. When the value of 65 or more is set, it becomes sc\_bigint/sc\_biguint type. if "b" is specified for N, it becomes bool type.

The array port can be generated by specifying the port name by the array form. Ssgen supports

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 34/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

one-dimensional array and two-dimensional array.

Ssgen does not generate the description for VCD dump when you specify 1000 or more value to bit width, because SystemC library does not support VCP dump of signal which has 1000 or more bit width. uoutN, soutN, uregN and sregN are also same.

When specify “-no\_trace”, ssgen doesn’t generate sc\_trace description.

**Format:**

{u|s}inN *inputname* [-no\_trace]

**Example:**

```
uin8 inp1 // Input port of sc_uint<8 > type
sin8 inp2 // Input port of sc_int<8 > type
uinb inp3 // Input port of bool type
uin65 inp4 // Input port of sc_biguint<65 > type
uin16 inp5[16][16] // Port of input of two dimensional array of sc_uint<16 > type
```

## uoutN/soutN

Generate an output port (sc\_out). The specifications of sign type(u or s), bit width, array form and “-no\_trace” are the same as uinN/sinN command.

It is possible to set an initial value by “-init” option. When an initial value is not specified, it is initialized by default "0". It is also possible to specify "no initialization" by specifying "n" or “N”. In the case of array port, you can specify the initialization by each element or all elements together.

By using "-th" option, the thread (name specified by the cthread command) which initializes output ports can be specified. When there is no specification of this option, they are initialized by the first defined thread.

By using “-range\_check” option, the dummy coverage codes, which are used for checking the range of value of the variable, are generated. These codes are generated in “my\_wait” function. Ssgen decides maximum value and minimum value by the bit width of the variable, but you can specify maximum value and minimum value by “-max”/“-min” options. When you specify “-max”/“-min” options, ssgen also generates assertion codes (SSGEN\_ASSERT) which checks that the value of variable is over the maximum value / under the minimum value. “-range\_check” option is available for 1-64 bit variable. For array variable, you can choose to output dummy coverage codes for each array element or one dummy coverage code for all array elements. The former is output by default. When you specify “-for\_style” option, the latter is output.

**Format:**

{u|s} outN *outputname* [-init *initialvalue*] [-th *threadname*]  
 [-range\_check [-max *maximum*] [-min *minimum*] [-for\_style]] [-no\_trace]

**Example:**

```
uout8 outp1 // initial value is 0.
uout8 outp2 -init 1 // initial value is 1.
```

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 35/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

```

uout8 outp3 -init n // no initialization
uout8 outp4[4] // all elements are initialized by 0.
uout8 outp5[4] -init 1 // all elements are initialized to 1.
uout8 outp6[4] -init {1, 2, 3, 4} // initial value for the each element is set.
uout8 outp7[4] -init {1, 2, 3} // outp7[3] is initialized to 3.
uout8 outp8 -th thread_sub // initialized by 0 inside thread_sub
uout8 outp9 -range_check // generate dummy coverage codes for
                        checking the range of value (0-255)
uout8 outp10 -range_check -max 128 -min 16 // generate dummy coverage codes for
                        checking the range of value (16-128)

```

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.). For an example, when specify "uout8 outp7[4] = {1, 2, 3}", outp7[3] is initialized by "3"(The value specified at the end is used for over range element).
- Specify "n" to "-init" option when an output port is assigned value in method. If not specify "n", initialization of the output port is generated in reset block of thread, multi-drive error is occurred in simulation and high-level synthesis.
- Ssgen does not check an illegal maximum value("-max" option) / minimum value("-min" option).

## uregN/sregN

Generate an internal signal (sc\_signal). The specifications of sign type(u or s), bit width, array form, initial value, thread, range check and "-no\_trace" option are the same as uoutN/soutN command.

#### Format:

```

{u|s}regN signalname [-init initialvalue] [-th threadname]
                        [-range_check [-max maximum] [-min minimum] [-for_style]] [-no_trace]

```

#### Example:

```

ureg8 sig1 // initial value is 0.
ureg8 sig2[2][2] -init {{1,2}, {3,4}} // An initial value for the each element is set.
ureg8 sig3[2] -init 1 -th thread_sub // all elements are initialized by 1 inside thread_sub

```

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- Specify "n" to "-init" option when a signal is assigned value in method. If not specify "n", initialization of the signal is generated in reset block of thread, multi-drive error is occurred in simulation and high-level synthesis.

## uvarN/svarN

Generate a member variable with SystemC data type. The specification of sign type(u or s) and bit

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 36/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

width and array form and initial value and thread and range check is the same as uoutN/soutN command.

By using “-var2reg”, descriptions to assist the script “var2reg.pl” are generated. About details of “var2reg.pl” and this option, please contact FEDT.

By using “-debug\_trace”, SystemC data type variable (var) and sc\_signal variable (var\_dbg) for VCD trace are generated. Because SystemC data type variable cannot be dumped in VCD trace file, if you want to confirm the value of the variable which is defined by this option in VCD trace file. The sc\_signal variable (var\_dbg) which is generated by this option is valid only when \_DEBUG\_SIM macro is specified in compiling. If you want to change name of macro, please specify “-debug\_macro” option too. And add “\_DEBUG” to macro name as the prefix.

It is possible to set const type by “const” identifier and that makes the member variable of the static const type. You can generate three-dimension array only when you specify const. Initialization description of static const type member variable is certainly generated in source file. If you set “const”, please do not specify “n” (no initialization). Moreover, at the time of const specification, specifications of “-th”, “-range\_check”, “-var2reg” and “debug\_trace”, are ignored.

#### Format:

```
[const] {u|s} varN variablename [-int initialvalue] [-th threadname]
                                [-range_check [-max maximum] [-min minimum] [-for_style]]
                                [-var2reg] [-debug_trace [-debug_macro macroname]]
```

#### Example:

```
uvar8 tmp1 // initial value is 0.
const uvar8 tmp2 -int 1 // An initial value is 1 declared in the static const type.
uvar8 mVar -debug_trace // sc_uint<8> mVar and sc_signal <sc_uint<8>> mVar_dbg are generated
```

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- Specify “n” to “-init” option when a member variable is assigned value in method. If not specify “n”, initialization of the member variable is generated in reset block of thread, racing is occurred.

## char/uchar/short/ushort/int/uint

Generate a member variable with C data type. char/short/int command generates char/short/int type variable, and the command started by “u” generates it with the unsigned type. The specification of array form and initial value and “const” and thread and range check and var2reg and debug\_trace is the same as uvarN/svarN command.

#### Format:

```
[const] {char/uchar/short/ushort/int/uint} variablename [-init initialvalue] [-th threadname]
                                [-range_check [-max maximum] [-min minimum] [-for_style]]
                                [-var2reg] [-debug_trace [-debug_macro macroname]]
```

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 37/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

#### Example:

char tmp1 // initial value is 0.

const ushort tmp2 // It declares as static const type.

#### Notes:


- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- Specify “n” to “-init” option when a member variable is assigned value in method. If not specify “n”, initialization of the member variable is generated in reset block of thread, racing is occurred.

## uevN/sevN

Generate a member variable with extend SystemC data type. The specification of sign type(u or s) and bit width and array form and initial value and thread and range check is the same as uoutN/soutN command.

By this command, a variable (var) whose type is EV and sc\_signal variable (r\_var) are generated. EV is struct type and defined in ssgenlib.h. You should describe “var.get()” when you want to refer the value of EV variable, also you should describe “var.put(xxx)” when you want to assign a value to EV variable. You cannot access to EV variable by using “=”.

If you want to keep register configuration between SystemC and CtoS RTL, we recommend that you use this command. You can keep register configuration between SystemC and CtoS RTL by using uvarN/svarN and uregN/sregN, but this method is unfitted low-power design.



### Format:

```

{u|s}evN variablename [-init initialvalue] [-th threadname]
[-range_check [-max maximum] [-min minimum] [-for_style]]

```

### Example:

uev8 tmp1 // EV variable tmp1 and sc\_signal variable r\_tmp1 are generated

### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- You should not assign a value to the variables (EV variable and sc\_signal variable) in SC\_METHOD.

## umem/smem

Generate a memory access description for both port access and array access. umem uses sc\_uint/sc\_biguint for data type, and smem uses sc\_int/sc\_bigint for data type.

Please be sure to specify data width (width), data size (size), name, memory type (rw1, r1w1:r, r1w1:w, rw1:r, rw1:w, rw2:a, rw2:b), and latency by always this order.

|                     |                                                              |   |      |     |            |
|---------------------|--------------------------------------------------------------|---|------|-----|------------|
| <b>Confidential</b> | -                                                            | - | Rev. | 1.8 | 39/125Page |
| -                   | <b>High-Level design supporting tool ssgen user's manual</b> |   |      |     |            |

Please set the value of 2 or more to the data width and the size.

When you chose "rw1" as memory type, memory access description for single port memory is generated, when you chose "r1w1:r", memory read access description for 2 port memory is generated, when you chose "r1w1:w", memory write access description for 2 port memory is generated, when you chose "rw1:r", memory read access description for single port memory is generated, when you chose "rw1:w", memory write access description for single port memory, when you chose "rw2:a", memory access description of A port for dual port memory is generated and when you chose "rw2:b", memory access description of B port for dual port memory is generated.

Please set either of 1 and 2, 3 or 4 to latency value. The latency set up here is latency of the memory itself, and is not access latency. Therefore, in the case of FF output (memory access is implemented in SC\_CTHREAD), It takes "latency cycle + 1" for the memory read access from DUT/testbench.

If specify "-init" option, the initial value of memory array can be set up. When constant value is specified, all elements of memory array are initialized with the value (note that the initial value is not checked even if incorrect). When rand is specified, each element of memory array is initialized with the random value which uses rand() function. When this option is not specified, all elements of memory array are initialized by 0.

If specify "-ponly" option, description of only port access to memory model is generated.

If specify "-header" option, the body of memory access functions is generated in header file instead of source file.

If specify "-we" option, it is possible to set active level (high/low) for write enable signal (we). If not specify, the active level is "high" as default. However, it is impossible to set this option to memory type r1w1:r and rw1:r.

If specify "-cs" option, it is possible to generate chip select signal (cs) and to set active level (high/low) for it. However, it is impossible to set this option to memory type r1w1:r and rw1:r and rw1:w.

If specify "-re" option, it is possible to generate read enable signal (re) and to set active level (high/low) for it. However, it is possible to set this option to memory type r1w1:r or rw1:r only.

If you specify low active to "-we", "-cs" and "-re", ssgen adds "\_n" to enable port name as the suffix.

It is possible to add prefix and to specify suffix to memory port. Please use "-prefix" option for common prefix of input port and output port, and use "-iprefix" option for prefix of input port (read data port), and use "-oprefix" option for prefix of output port (except read data port). It is impossible to use "-iprefix/-oprefix" option with "-prefix" option. Please use "-suffix" option specified suffix configuration file for specifying suffix. This option has priority over mem\_suffix command. Format of suffix configuration file and port kinds are same as mem\_suffix command.

By using "-th" option, the thread (name specified by the cthread command) which initializes memory ports can be specified. When there is no specification of this option, they are initialized by the first defined thread.

When you chose "rw1:r" or "rw1:w", ssgen also generates memory interface module. This module is an arbitration module which has a simple R/W select logic. The name of this module is

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 40/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

*prefix\_memoryname\_if* (Ex. When `umem 8 256 ram1 rw1:r 1 -prefix=m_`, "`m_ram1_if`"). If specifying "-re" option to "`rw1:r`", chip select signal is generated in the interface module. Also, the active level of chip select is set by "-re" option.

If you specify "-nowd" option, assignment (.write) of write data signal (wd) is not generated while declaration of write data signal is generated. This option is used when register of write data signal is shared between multiple memory accesses. If you specify "-noad" option, assignment (.write) of address signal (ad) is not generated while declaration of address signal is generated. This option is used when register of address signal is shared between multiple memory accesses. If you specify "-nowd" and "-noad", declaration of write data signal and address signal are only generated.

#### Format:

```
{u|s}mem width size memoryname {rw1|r1w1:r|r1w1:w|rw1:r|rw1:w|rw2:a|rw2:b} latency
[-ponly] [-header]
[-init={initval|rand}] [-we={high|low}] [-cs [=]{high|low}] [-re[={high|low}]]
[-prefix=prefixname] [-iprefix=input-prefixname] [-oprefix=output-prefixname] [-suffix=suffixfile]
[-th threadname] [-nowd] [-noad]
```

#### Example:

```
umem 8 256 ram1 rw1 1 // data width 8, size 256, and latency 1,
                        single port memory access
umem 8 256 ram2 rw1 1 -ponly -init=rand // single port memory access
                        only port access description, initialize by random value
umem 8 256 ram3 rw1 1 -cs=high // Single port memory access with chip select signal
                        (active level of chip select is HIGH)
umem 32 256 ram4 r1w1:w 3 -we=low // write access to two port memory
                        active level of write enable is LOW (no chip select)
umem 32 256 ram5 r1w1:w 3 -cs=low -we=high // write access to two port memory
                        having chip select signal (active level is LOW)
                        active level of write enable is HIGH
umem 16 128 ram6 r1w1:r 2 -re=low // Read access to two port memory
                        having read enable signal (active level is LOW)
umem 16 128 ram7 r1w1:r 2 -prefix=m_ // read access to two port memory
                        "m_" is added to the prefix of the memory port
umem 8 256 ram8 rw1 1 -iprefix=i_ -oprefix=o_ // "i_" is added to the prefix of the input port
                        "o_" is added to the prefix of the output port
umem 8 256 ram9 rw1 1 -suffix=suf.txt // suffix configuration file of memory port
umem 8 256 ram10 rw1 1 -th=thread_sub // initialized in thread_sub thread
umem 8 256 ram11 rw1:r 1 -re // Read access to single port memory
umem 8 256 ram12 rw1:w 1 -we=low // Write access to single port memory
```



|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 41/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

## cthread

Generate a SC\_CTHREAD. If name of thread is specified without options, the necessary clock and reset information for defined SC\_CTHREAD is based on all of the clock command, areset command, sreset command, and soft\_reset command.

It is possible to specify clock and reset by “-clk” option and “-rst” option respectively. (But now multi-clock module is not supported, so “-clk” option doesn't affect result.) It is possible to specify list of multiple resets to “-rst” option. If specify “n” to “-rst” option, it is possible to generate SC\_CTHREAD with no reset. Basically priority of resets is decided by order of specification to “-rst” option, but asynchronous reset is treated as top priority reset if there is asynchronous reset. Please do not specify only soft reset to “-rst” option or do not specify same soft reset to multiple cthread commands.

If specify “-clk\_edge” option, it is possible to specify the edge (pos|neg) of synchronous clock of the thread. When there is no specification of this option, the edge of synchronous clock is “pos”.

If specify “-pipe” option, it is possible to generate thread for pipeline synthesis.

- Macro “CtoS\_MAIN\_LOOP” is added to head of infinite loop. If specify “-pipe\_macro” option, it is possible to change the macro name.
- Negate memory enable operation is generated at head of infinite loop instead of generated in my\_wait function.
- “pipeline\_loop” command is generated in CtoS script by comment. Here, CtoS can pipeline a loop between 2 and 3 stage in default. If specify “-pipe\_max” option, it is possible to change the max stage number of this pipeline constraint.

If specify “-reset\_header” option, the body of reset function is generated in header file instead of source file.

If specify “-wait\_header” option, the body of my\_wait function is generated in header file instead of source file.

If specify “-wait\_noninline” option, ssgen generated non-inline constraint of my\_wait function in CtoS script. The body of my\_wait function will be implemented in special always block in RTL generated by the CtoS script.

If specify “-wait\_expand” option, the body of my\_wait function is generated in the older style than v1.7. Ssgen generates the call of function which is generated by ssgen oneself in my\_wait. From v1.8, ssgen generates the body of my\_wait in new style to avoid missed transport of the new call of generic function from newly generated source file (.cpp\_tmp) to existed source file (.cpp) by hand. By this command, ssgen generates the body of my\_wait in old style. Do not specify this command in new IP development.

### Format:

```
cthread threadname [-clk clockname] [-clk_edge {pos|neg}]
                        [-rst rstname1 [rstname2 ...]]
                        [-pipe [-pipe_macro macroname] [-pipe_max MaxStageNumber]]
                        [-reset_header] [-wait_header] [-wait_noninline] [-wait_expand]
```

### Example:

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 42/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

cthread main\_cth // having all reset signals defined by areset/sreset/soft\_reset commands

cthread sub\_cth -rst rst2 rst3\_n -pipe // having rst2 and rst3\_n as reset signals

generated for pipeline synthesis

cthread sync\_cth -rst n // having no reset signal

## method

Generate a SC\_METHOD. The sensitivity list should be enumerated after method name definition. Please specify one or more port or signal that has been specified above this command to sensitivity list. Also, you can specify sc\_signal variable generated by uevN/sevN to sensitivity list. At that time, please specify the EV variable name (var) instead of sc\_signal variable name (r\_var). When you specify array signal without index to sensitivity, all elements of the array is specified to the sensitivity list of the SC\_METHOD. When you specify array signal with index to sensitivity, the element of the array is specified to the sensitivity list.

### Format:

method *methodname* *sensitivity1* [*sensitivity2* ...]

### Example:

method main\_meth1 inp1

method main\_meth2 inp2 sig1

## func

Generate a member function. It is possible to use uvarN/svarN and uchar/ushort/uint command for the definition of return type and argument type. The type conversion is same as these command specification. And It is also possible to specify const for return type and argument type.

If specify “-ctos\_noninline” option, ssgen generated non-inline constraint of the function in CtoS script. The function which has no “wait()” will be implemented in special module in RTL generated by the CtoS script. The function which has “wait()” will be implemented in special always block in RTL generated by the CtoS script.

If specify “-ctos\_dont\_touch” option, ssgen add “#pragma ctos dont\_touch” to the prototype declaration of the function. By this pragma, CtoS doesn't optimize the bit width of the argument variable and the bit width of the return value.

### Format:

func *returntype* *functionname*(*argumenttype1* *argumentname1*, ...)  
[-ctos\_noninline] [-ctos\_dont\_touch]

### Example:

func void m\_func1(svar8 arg1, char arg2) // Void type member function with two arguments

func uvar8 m\_func2() // Member function of sc\_uint<8> type (The argument is none).

func svar65 m\_func4(const uvar8 arg1) // Member function of sc\_bigint type  
(Argument arg1 is const type).

|                     |   |   |                                                              |     |            |
|---------------------|---|---|--------------------------------------------------------------|-----|------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 43/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     |            |

**Notes:**

- Ssgen does not check the format of the function argument. The command specification such as not describing comma(,) between arguments, using invalid type for arguments are not detected as errors.
- Even if two functions have same name and same argument, ssgen does not detect an error of duplicate definitions.

## Free area (!-- --!)

The part enclosed with this command (!-- --!) is output directly at the above constructor of the output header file as it is (even if the description causes compile error). Please use this command when you want to use the other descriptions that are not supported by ssgen commands (structure etc.).

Do not describe "--" and "--!" in one line. Please describe separately.

**Example:**

```
!--
// structure
struct st{
    int a;
    int b;
    st(): a(0), b(0) {}
};
--!
```

## Comment (//)

You can describe comment by "//". The line started by "//" is treated as comment, and is skipped. The comment described in the each command by "//" is output to the output file as comment.

**Example:**

```
// this is comment
sreset rst pos // sync reset
```

**Notes:**

- Please do not describe the comment by multi-byte codes(Japanese etc.).

## 6.1.2 Format of module definition file

Please specify the above-mentioned commands for the module definition file by the following specified order and specified numbers. However, you can arrange the order arbitrary in the range (1) or (2). If you violate this rule, ssgen will detect an error.

```

(1) {
    changelog log_info // unspecified OK, multi specified OK.
    style_module {sc|c++} // unspecified OK, or should be specified only 1 time.
    space_indent spacenum // unspecified OK, or should be specified only 1 time.
    env_name file // name is systemc, ssgen, vcs, ies, ctos, vcs_gcc, 1team, sschecker, slec.
                // unspecified OK, or should be specified as each only 1 time.
    mem_suffix suffixfile // unspecified OK, or should be specified only 1 time.
    style_alloc {static|dynamic} // unspecified OK, or should be specified only 1 time.
    vcd_trace {on|off|clk_off} // unspecified OK, or should be specified only 1 time.
    toggle_coverage {on|off|only_input} // unspecified OK, or should be specified only 1 time.
    hdl_observer argument // unspecified OK, or should be specified only 1 time.
    ctos_name argument // name is period, target_lib. unspecified OK, or should be specified only 1 time.
    wait_expand {on|off}
    `include filename
    `define macro
    #include filename
    #define macro
    module name // should be specified only 1 time.
    clock name // unspecified OK, or should by specified only 1 time
    areset name {pos|neg} // unspecified OK, or should be specified only 1 time.
    sreset name {pos|neg} // unspecified OK, multi specified OK.
    soft_reset name {pos|neg} [-header] // unspecified OK, multi specified OK.
    [const] type name [options] // type is {u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN,
                                // [u]char, [u]short, [u]int, {u}s}evN, multi specified OK.
(2) {
    {u}s}mem width size name {rw1|r1w1:r|r1w1:w} latency [options] // unspecified OK, multi specified OK.
    cthread name [options] // unspecified OK, multi specified OK.
    method name sensitivity1 [sensitivity2 ...] // unspecified OK, multi specified OK.
        // (specify one or more port or signal that has been specified above this command to sensitivity list.)
    func returntype name([argument_description]) // unspecified OK, multi specified OK.
    sync name [options] // unspecified OK, multi specified OK.
    !--
    Free Area // unspecified OK, multi specified OK.
    !--
}

```

You can use ``ifdef`/`ifndef`/`elif`/`else`/`endif`` command for areset, sreset, soft\_reset, type, {u}s}mem, method, func, sync, free area (!-- --!) if necessary.  
 You can use `#ifdef`/`#endif`` command for {u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN, [u]char, [u]short, [u]int, func, free area(!-- --!) if necessary.

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 45/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     |            |

## 6.2 Hierarchy generation command

The table below shows the list of the command used in the hierarchy generation mode. Please specify a necessary command with the hierarchy definition file, and input it to ssген.

| Command name                                                                                                                              | Explanation                                                                                                                                                                                    |
|-------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| changelog                                                                                                                                 | Generate description of update history (summary log for changing).<br>· This command is same as one of module generation command.                                                              |
| style_module                                                                                                                              | Specify the style of module and constructor definition.<br>· This command is same as one of module generation command.                                                                         |
| space_indent                                                                                                                              | Specify the number of indent spaces of generation description.<br>· This command is same as one of module generation command.                                                                  |
| env_systemc/env_ssген<br>n/env_vcs/env_ies/env_<br>ctos/env_vcs_gcc/env_<br>1team/env_sschecker/e<br>nv_overflow/env_cpp2in<br>s/env_slec | Specify the environment setting path of SystemC/ssген/ VCS-MX/IES/CtoS/<br>1Team/System/SSChecker/Overflow checker/cpp2ins/SLEC<br>· This command is same as one of module generation command. |
| mem_suffix                                                                                                                                | Specify the suffix configuration file for specifying suffix of memory port.<br>· This command is same as one of module generation command.                                                     |
| style_alloc                                                                                                                               | Specify the style of module instantiation in sc_main.<br>· This command is same as one of module generation command.                                                                           |
| vcd_trace                                                                                                                                 | Control generation of sc_trace descriptions for ports and signals<br>· This command is same as one of module generation command.                                                               |
| toggle_coverage                                                                                                                           | Generate toggle coverage descriptions for all bits of all input/output ports<br>· The target of this command is only asynchronous circuit module generated by bind command.                    |
| hdl_observer                                                                                                                              | Generate signal connection descriptions between sc_signal and internal signal of Verilog/SVA module directly.<br>· This command is same as one of module generation command.                   |
| ctos_period                                                                                                                               | Specify the clock period (ps) constraint of CtoS script<br>· This command is same as one of module generation command.                                                                         |
| ctos_target_lib                                                                                                                           | Specify the technology library file of CtoS script<br>· This command is same as one of module generation command.                                                                              |
| prefix_sync                                                                                                                               | Specify the prefix of asynchronous module name generated by bind command.                                                                                                                      |
| `include                                                                                                                                  | Specify the other module definition file for including.<br>· This command is same as one of module generation command.                                                                         |
| `define                                                                                                                                   | Specify the define macro that becomes effective only in the input file.<br>· This command is same as one of module generation command.                                                         |
| top                                                                                                                                       | Specify hierarchical module name.                                                                                                                                                              |
| sub                                                                                                                                       | Specify an internal module.                                                                                                                                                                    |
| tap                                                                                                                                       | Generate tap output port from internal signal between internal modules.                                                                                                                        |
| bind                                                                                                                                      | Connect output port to input port between internal modules by optional name.                                                                                                                   |
| insert_port                                                                                                                               | Generate input/output port which is not connected to any internal module                                                                                                                       |
| #ifdef/#endif                                                                                                                             | Generate the #ifdef/#endif description.<br>· This command is same as one of module generation command.<br>· But the macro name which can be used is only “_DEBUG”.                             |
| `ifdef/^ifndef/^if/^elif/^else<br>/^endif                                                                                                 | Specify `ifdef syntax that becomes effective only in input file.<br>· This command is same as one of module generation command.                                                                |

| Command name                         | Explanation                                                                                                                                                                            |
|--------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| uregN/sregN                          | Generate internal signal (sc_signal)<br>· This command is same as one of module generation command.<br>· But this command can be used in only "TESTBENCH" macro by `ifdef.             |
| uvarN/svarN                          | Generate member variable with SystemC data type.<br>· This command is same as one of module generation command.<br>· But this command can be used in only "TESTBENCH" macro by `ifdef. |
| char/uchar/short/<br>ushort/int/uint | Generate C data type member variable.<br>· This command is same as one of module generation command.<br>· But this command can be used in only "TESTBENCH" macro by `ifdef.            |
| func                                 | Generate the member function.<br>· This command is same as one of module generation command.<br>· But this command can be used in only "TESTBENCH" macro by `ifdef.                    |
| !-- --!                              | Free area<br>· This command is same as one of module generation command.<br>· But this command can be used in only "TESTBENCH" macro by `ifdef.                                        |
| //                                   | Comment<br>· This command is same as one of module generation command.                                                                                                                 |

## 6.2.1 Reference of hierarchy generation command

Details of each command are described as follows. However, please refer to "

**6.1.1 Reference of module generation command**" for the commands that are described as "This command is same as one of module generation command." in the above table.

### prefix\_sync

Specify the prefix of asynchronous module name generated by bind command which is described later. Asynchronous module name is "sync\_SenderClockName2ReceiverClockName". By this command, you can add the prefix to the name.

#### Format:

```
prefix_sync synchronizerprefix
```

#### Example:

```
prefix_sync test_ // Asynchronous module name is "test_sync_clka2clkb"
// when clka is clock name of sender and clkb is clock name of receiver
```

### top

Specify the name of hierarchical module which bundles internal modules. This command must be always defined only once. Ssgen judges module generation mode or hierarchy generation mode from the existence of this command.

Moreover, please specify this command ahead of tap command and sub command.

#### Format:

```
top modulename
```

#### Example:

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 47/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

top top\_test

## sub

Specify an internal module that becomes an instance of hierarchy module by using module definition file.

When specifying “-rtl” option, ssgen also generates instantiation descriptions for connecting with a Verilog module. In particular, ssgen generates the descriptions of array port connecting per element. If specifying “\_MODE\_RTL\_*instancename*” macro in compiling, these descriptions are effective. Also, you can set this macro name by “-macro” option.

When specifying “-port\_pfx” option, ssgen add the prefix to the name of all ports of the internal module.

If specifying this command in #ifdef area and the following conditions are satisfied, it is possible to generate debug module instantiation.

- 1) A module which is specified in sub command in #ifdef area has no output ports (no {u|s}out and {u|s}mem command).
- 2) A module definition file which is specified in sub command in #ifdef area is not specified outside #ifdef area.
- 3) All input ports of debug module must be bound to other port which generated by sub commands outside #ifdef area.

### Format:

```
sub moduledefinitionfile instancename [path of internal module SystemC header]
    [-rtl [-macro macroname]]
    [-port_pfx prefix]
```

### Example:

```
sub test1.in test1_ins // instance “module test1” as test1_ins.
sub test2.in test2_ins ../test2 // instance “module test2” as test2_ins.
```

The header file is in “../test2”.

```
sub test3.in test3_ins /ssgen/test3 // instance “module test3” as test3_ins.
```

The header file is in “/ssgen/test3”.

### Notes:

- Even if file path specified in the third argument doesn't exist, ssgen does not detect an error.

## tap

Generate tap output port from internal signal between internal modules. Also, it is possible to generate external port with different name from port of internal module. When you specify the array signal, please specify only signal name without array form. If specify “*instance.signalname*”, only a signal of specified instance is targeted. If specify “*signalname*”, “*signalname*” of all instances are targeted. When there is no specification of “*portname*”, “*signalname*” is adopted as name of generated

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 48/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

output port.

Also, it is possible to generate external memory with different name from memory of internal module. In this case, you must specify the second argument as external memory name.

It is possible to add prefix to memory port. Please use "-mem\_pfx" option for common prefix of input port and output port, and use "-mem\_ipfx" option for prefix of input port (read data port), and use "-mem\_opfx" option for prefix of output port (except read data port). It is impossible to use "-mem\_ipfx/-mem\_opfx" option with "-mem\_pfx" option. These options have priority over "-prefix/-iprefix/-oprefix" options of {u|s}mem command in module definition file.

You can specify this command in `ifdef area. It is impossible to specify this command in #ifdef area.

#### Format:

```
tap [instancename.]signalname [portname]
```

```
tap [instancename.]memoryname memoryname
```

```
[-mem_pfx=prefixname] [-mem_ipfx=input-prefixname] [-mem_opfx=output-prefixname]
```

#### Example:

```
tap sig1 tap_out1 // Generate output port tap_out1 from internal signal sig1 that is the pair of the input
                  and the output between internal modules
```

```
tap sig2 tap_out2 // Generate output port tap_out2 (array) from internal signal sig2 (array)
```

The definition of the array form is unnecessary.

```
tap sig3 // Generate output port sig3 as same name from internal signal sig3
```

When same name, you can omit to specify output port name.

```
tap in1 inA // Generate external port inA from input port in1 of internal module.
```

```
tap mod_A.out1 outA // Generate external port outA from output port out1 of instance mod_A.
```

```
tap mod_A.ram ramA // Generate external memory ramA from memory ram1 of instance mod_A.
```

## bind

Connect output port to input port between internal modules. When you specify the array signal, please specify only signal name without array form. If not specify any this commands, connect only pair of input and output having the same name.

Output port of start point is specified to the first argument, input port of end point is specified to the second argument, and then format of specification is "instancename.portname". Name of signal between start point and end point is specified to the third argument, but it is optional. When there is no specification of "signalname" in the third argument, the name of start point is adopted as name of generated signal.

Please do not specify different signal name having the same start point. It is possible to specify a signal generated by bind command to tap command.

It is possible to generate floating ports by specifying a constant value (0 or positive value) to the first argument or second argument. In this case, you must specify the third argument as floating port name. Also, you can specify external memory to start point or end point in this case. Constant value "0" is



|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 49/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

input to the read data port.

You can insert asynchronous circuit module between data transfer from start point signal to end point signal. For more detail, please refer to 3.3. The name of asynchronous module is "sync\_SenderClockName2ReceiverClockName".

It is possible to specify this command in #ifdef area and `ifdef area.

#### Format:

bind *startinstancename.outportname endinstancename.inportname* [*signalname*]

bind *constant endinstancename.inportname signalname*

bind *startinstancename.outportname constant signalname*

bind *constant endinstancename.memoryname signalname*

bind *startinstancename.memoryname constant signalname*

Asynchronous circuit module generation (for more detail, please refer to 3.3)

#### Single bit transfer

bind *startinstancename.outportname endinstancename.inportname* [*signalname*]

[-sync\_level|-sync\_posedge|-sync\_negedge|-sync\_toggle]

#### Bus signal transfer

bind *startinstancename.outportname endinstancename.inportname* [*signalname*]

[-sync\_bus {-enable\_level|-enable\_posedge|-enable\_negedge|-enable\_toggle} *enablesignal*]

#### Example:

bind mod\_A.out1 mod\_B.in1 // Connect out1 of mod\_A to in1 of mod\_B

Then signal name is out1

bind mod\_A.out2 mod\_B.in2 // Connect out2(array) of mod\_A to in2(array) of mod\_B

The definition of the array form is unnecessary.

bind mod\_A.out3 mod\_B.in3 sig // Connect out3 of mod\_A to in3 of mod\_B

Then signal name is sig.

bind 0 mod\_B.in4 const\_0 // Connect floating port const\_0 to in4 of mod\_B

// const\_0 keeps on outputting the constant value 0

bind mod\_A.out4 0 float\_o4 // Connect out4 of mod\_A to floating port float\_o4

#### Note:

- Please do not specify different signal name having the same start point.
- Please do not specify same end point in multiple bind commands.

## insert\_port

Generate input/output port which is not connected to any internal module. Please specify module generation command {u|s}inN or {u|s}outN to the argument of this command.

#### Format:

insert\_port {{u|s}inN|{u|s}outN} *portname*

#### Example:

|                     |   |                                                              |      |     |            |
|---------------------|---|--------------------------------------------------------------|------|-----|------------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 50/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |            |

```
insert_port uinb scan_enable // Generate only input port declaration of "scan_enable"
                             // which is not connected to any internal module
```

## 6.2.2 Format of hierarchy definition file

Please specify the above-mentioned commands for the hierarchy definition file by the following specified order and specified numbers. However, you can arrange the order arbitrary in the range (1) or (2) or (3). If you violate this rule, ssgen will detect an error.

(1) changelog *log\_info* // unspecified OK, multi specified OK.  
style\_module {sc|c++} // unspecified OK, or should be specified only 1 time.  
space\_indent *spacenum* // unspecified OK, or should be specified only 1 time.  
env\_name *file* // name is systemc, ssgen, vcs, ies, ctos, vcs\_gcc, 1team, sschecker, slec.  
// unspecified OK, or should be specified as each only 1 time.  
mem\_suffix *suffixfile* // unspecified OK, or should be specified only 1 time.  
style\_alloc {static|alloc} // unspecified OK, or should be specified only 1 time.  
vcd\_trace {on|off|clk\_off} // unspecified OK, or should be specified only 1 time.  
toggle coverage {on|off|only\_input} // unspecified OK, or should be specified only 1 time.  
hdl\_observer *argument* // unspecified OK, or should be specified only 1 time.  
ctos\_name *argument* // name is period, target\_lib. unspecified OK, or should be specified only 1 time.  
prefix\_sync *synchronizerprefix* // unspecified OK, or should be specified only 1 time.  
#include *filename* // unspecified OK, multi specified OK.  
(2) `define *macro* // unspecified OK, multi specified OK.  
top *name* // should be specified only 1 time.  
sub *filename instancename* [*filepath*] // should be specified once or more time.  
tap *arguments* // unspecified OK, multi specified OK.  
bind *arguments* // unspecified OK, multi specified OK.  
insert\_port *arguments* // unspecified OK, multi specified OK.  
`ifdef TESTBENCH // unspecified OK.  
(3) [const] *type name* [*options*] // type is {u|s}regN, {u|s}varN,  
// [u]char, [u]short, [u]in. multi specified OK.  
// can be used in only `ifdef TESTBENCH.  
func *returntype name*(*[argument\_description]*) // unspecified OK, multi specified OK.  
// can be used in only `ifdef TESTBENCH.  
!--  
*Free Area* // unspecified OK, can be used in only `ifdef TESTBENCH.  
--!  
`endif // unspecified OK, or should be specified certainly when specify `ifdef.

You can use `ifdef/`ifndef/`elif/`else/`endif command for sub, tap and bind if necessary. Then, you should specify macro name except TESTBENCH to `ifdef.  
You can use #ifdef/#endif command for sub and bind if necessary.

## 7.Specifying macro to command parameters

You can specify macro to the following command parameters. Then, the macro is defined by ``define` command. You can not specify macro which is defined by `#define` command.

- Bit width N of `{u|s}inN`, `{u|s}outN`, `{u|s}regN`, `{u|s}varN` and `{u|s}evN`
- Element count of array variable specified by `{u|s}inN`, `{u|s}outN`, `{u|s}regN`, `{u|s}varN`, `[u]char`, `[u]short`, `[u]int` and `{u|s}evN`
- Initial value specified by `{u|s}outN`, `{u|s}regN`, `{u|s}varN`, `[u]char`, `[u]short`, `[u]int` and `{u|s}evN` ("-init" option)
- Maximum value/minimum value of range check specified by `{u|s}outN`, `{u|s}regN`, `{u|s}varN`, `[u]char`, `[u]short`, `[u]int` and `{u|s}evN` ("-max"/"-min" option)
- Width, size and latency of `{u|s}mem`
- Bit width N of `{u|s}varN` specified in return type and arugument type of `func`
- Constant value of `bind`

ssgen supports specifying the following type of macro to command parameters. Notation of hex (0x) is not supported.

- Constant value  
``define BW0 8`
- Arithmetic operations ("`+`", "`-`", "`*`", "`/`") and shift operations ("`<<`", "`>>`")  
``define BW1 BW0 + 2`

Here shows an example.

### test.in

```
`define BW0 8
`define BW1 BW0 << 1
`define ELM 32
`define WID BW0 + 1
`define SIZE 128
`define LAT 2

module test
clock clk
sreset rst pos

uinBW0 in[ELM]
uoutBW1 out[ELM]

umem WID SIZE ram riw1:w LAT -cs

cthread main_th
```

### test.h

```
...
SC_MODULE(test) {
    sc_in < bool > clk;
    sc_in < bool > rst;
    sc_in < sc_uint<8> > in[32];
    sc_out < sc_uint<16> > out[32];
    MEM_DEF_2W_E(ram, sc_uint<9>, 7, 2, wa1, wd1, we1, cs1)
    SC_CTOR(test)
    : clk("clk")
    , rst("rst")
    , MEM_ININM_2W_E(ram, , wa1, wd1, we1, cs1)
    {
        #ifndef _CTOS_TOP
        SC_CTHREAD(main_th, clk.pos());
        reset_signal_is(rst, true);

        MEM_PIPE_CTOR(ram, clk)
        #endif
    }
    ...
}
```

## 8. Example of output file of ssgen

This chapter shows the example of the output files generated by module generation mode and hierarchy generation mode. The below table shows preprocessor macros which are used in output files of ssgen.

| Macro        | Usage                                                                                                                                                                                                                                                                    |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| _DEBUG*      | Use in SystemC simulation.<br>The codes enclosed in this macro become effective when you specify this macro in SystemC compiling.                                                                                                                                        |
| _MEM_MODEL   | Use for switching the memory array access for the high-speed simulation and the memory port access for the high-level synthesis.<br>The memory port access description for the high-level synthesis becomes effective when this macro is specified in SystemC compiling. |
| _OSCI        | Use in SystemC simulation by OSCI SystemC.<br>This macro is defined in Makefile generated by ssgen.                                                                                                                                                                      |
| _MODE_RTL    | Use in SystemC-RTL Co-simulation.                                                                                                                                                                                                                                        |
| _CTOS_TOP    | Use in high-level synthesis. Disable process registration of lower module in hierarchy module synthesis. (for reduction time and memory in synthesis)                                                                                                                    |
| __CTOS__     | Use in high-level synthesis.<br>This macro is defined by CtoS automatically.                                                                                                                                                                                             |
| CALYPTO_SYSC | Use in SystemC-RTL equivalence check (SLEC of Calypto).<br>This macro is defined by SLEC automatically.                                                                                                                                                                  |
| _SLEC_BBOX   | Use in SystemC-RTL equivalence check with function blackboxing.                                                                                                                                                                                                          |
| _COVERAGE    | Use in SystemC code coverage.                                                                                                                                                                                                                                            |
| SSGEN_ASSERT | Use in assertion check.                                                                                                                                                                                                                                                  |
| _USE_AC      | Use in SystemC simulation with AC datatypes<br>AC datatypes is bit accurate data type to accelerate SystemC simulation.<br>About AC datatypes, please contact to "Contact"                                                                                               |

### 8.1 Example of output file of module generation mode


Here shows the SystemC description, the testbench, the memory model, and the CtoS script of module test generated from module definition file test.in. The execution of ssgen is

```
%s> ssgen.pl -in test.in -mem -osci -ctos
```

Moreover shows the list of the macro function for memory access that are generated when umem/smem command is specified.

## 8.1.1 SystemC description

Here shows SystemC description (test.h/test.cpp) generated from module definition file test.in.



## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 rw1:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst_rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
  int a, b;
  st():a(0),b(0) {}
};
std::string str;
--!

```

## test.h (2/4)

```

SC_CTOR(test)
{
  clk("clk")
  rst_n("rst_n")
  rst("rst")
  soft_rst("soft_rst")
  en_i("en_i")
  din1("din1")
  en_o("en_o")
  dout1("dout1")
  MEM_ININM_1_E(ram1, , ad1, wd1, we1, rd1, cs1_n)
  MEM_ININM_2R(ram2, m, m, ra1, rd1)
#ifdef _OSCI
  ssgen_merge_rst("ssgen merge rst main cth")
#endif
{
  #ifndef CTOS_TOP
  SC_CTHREAD(main_cth, clk.pos());
  #endif
  #ifndef _OSCI
  async_reset_signal_is(rst_n, false);
  reset_signal_is(rst, true);
  reset_signal_is(soft_rst, true);
  #else
  reset_signal_is(ssgen_merge_rst, true);
  #endif

  SC_CTHREAD(sub_cth, clk.pos());
  reset_signal_is(rst, true);
}

#ifdef _OSCI
SC_METHOD(method_ssgen_merge_rst);
sensitive
<< rst_n
<< rst
<< soft_rst
;

SC_METHOD(main_meth);
sensitive
<< en_i
<< din1
;

MEM_PIPE_CTOR(ram1, clk);
MEM_PIPE_2R_CTOR(ram2, clk);
#endif

#ifdef _OSCI
void method_all_merge_rst() {
  ssgen_merge_rst_main_cth.write(
    rst_n.read() == 0
    || rst.read() == 1
    || soft_rst.read() == 1
  );
}
#endif

<continue to next page>

```

style\_module sc -> SC\_CTOR

Port and signal name initialization (except ones with array form)

Macro for memory port name initialization

Merge reset signal for OSCI-Sim

Use in hierarchy module synthesis

SC\_CTHREAD registration

Using merge reset signal when OSCI-Sim, active edge is positive

SC\_METHOD registration for merge reset signal

SC\_METHOD registration

Macro for SC\_METHOD registration of pipeline access when using memory array

SC\_METHOD function for merge reset generation  
merge reset =1 when one of reset conditions is asserted

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst_pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 rlwl:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
    int a, b;
    st():a(0),b(0) {}
};
std::string str;
--!

```

## test.h (3/4)

```

void reset_main_cth();
void reset_sub_cth();

void set_soft_rst() {
    soft_rst.write(1);
    my_wait_main_cth();
}

void my_wait_main_cth();
void my_wait_sub_cth();

void prev_wait_main_cth() {
}

void prev_wait_sub_cth() {
}

void post_wait_main_cth() {
    MEM_NEG_1E(ram1, 0, 1, we1, cs1n);
    SSGEN_ASSERT(tmp4 <= 128);
    SSGEN_ASSERT(tmp4 >= 16);
#ifdef _COVERAGE
    if (tmp4 == 128)
        int dummy_range_max = 0;
    else if (tmp4 == 16)
        int dummy_range_min = 0;
    else int dummy_range_mid = 0;
#endif
}

void post_wait_sub_cth() {
}

void req_ram1(sc_uint<7> addr);
void rd_ram1(sc_uint<8>& data);
sc_uint<8> rd_ram1();

void wr_ram1(sc_uint<7> addr, sc_uint<8> data);
MEM_PIPE(ram1, 1) // pipeline function for array access

void req_ram2(sc_uint<8> addr);
void rd_ram2(sc_uint<16>& data);
sc_uint<16> rd_ram2();
MEM_PIPE_2R(ram2, 2) // pipeline function for array access

void main_cth();
void sub_cth();
void main_meth();

void m_func1(sc_uint<8> x, sc_int<16> y);
int m_func2(int x);

```

Declaration of reset function.

Declaration of member function for soft reset trigger  
Functions for soft reset are generated in header by -header option.  
**Please call set\_soft\_rst function when assert soft reset.**

Declaration of extended wait function (for each threads)

Macro of negating enable signal of ram1  
Macro of ram2 is not generated because ram2 is specified without "-re"

range of value checking description  
- Over/under assertion by SSGEN\_ASSERT (only when specifying -max/-min option) About SSGEN\_ASSERT, refer to test.cpp (3/3)  
-Dummy coverage codes.  
(These codes are effective when specifying "\_COVERAGE" in compiling)

Declaration of memory access function for ram1/ram2  
·req\_\*\*\*: Send read request  
·rd\_\*\*\*: Receive read data  
·wr\_\*\*\*: send write request  
**Please call these functions when implement memory access.**

Macro for SC\_METHOD function of pipeline access when using memory array, and never called directly

Declaration of member function for thread, method and function

<continue to next page>



## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 rlw1:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
    int a, b;
    st():a(0),b(0) {}
};
std::string str;
--!

```

## test.h (4/E)

```

#ifndef __CTOS__ && !defined(CALYPTO_SYSC)
void vod_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    m_tf = tf;
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk, nm + ".clk");
        sc_trace(tf, rst_n, nm + ".rst_n");
        sc_trace(tf, rst, nm + ".rst");
        sc_trace(tf, soft_rst, nm + ".soft_rst");
        sc_trace(tf, en_i, nm + ".en_i");
        sc_trace(tf, din1, nm + ".din1");
        for (int i0 = 0; i0 < 4; i0++) {
            std::ostringstream indx;
            indx << "(" << i0 << ")";
            sc_trace(tf, din2[i0], nm + ".din2" + indx.str());
        }
        sc_trace(tf, en_o, nm + ".en_o");
        sc_trace(tf, dout1, nm + ".dout1");
        for (int i0 = 0; i0 < 4; i0++) {
            std::ostringstream indx;
            indx << "(" << i0 << ")";
            sc_trace(tf, dout2[i0], nm + ".dout2" + indx.str());
        }
        for (int i0 = 0; i0 < 4; i0++) {
            std::ostringstream indx;
            indx << "(" << i0 << ")";
            sc_trace(tf, sig1[i0], nm + ".sig1" + indx.str());
        }
    }
}

#ifdef _MEM_MODEL
    sc_trace(tf, ram1_ad1, nm + ".ram1_ad1");
    sc_trace(tf, ram1_wd1, nm + ".ram1_wd1");
    sc_trace(tf, ram1_we1, nm + ".ram1_we1");
    sc_trace(tf, ram1_rd1, nm + ".ram1_rd1");
    sc_trace(tf, ram1_cs1_n, nm + ".ram1_cs1_n");
#endif
#endif
#ifdef _MEM_MODEL
    sc_trace(tf, m_ram2_ra1, nm + ".m_ram2_ra1");
    sc_trace(tf, m_ram2_rd1, nm + ".m_ram2_rd1");
#endif
}

#endif // __CTOS__
};

#ifdef __CTOS__
SC_MODULE_EXPORT(test);
#endif

#endif // TEST_H

```

Description of wave dump for port and signal  
For array, all elements are dumped by "for" sentence

Description of wave dump for memory port ram2 is specified with prefix "m\_"

Necessary description for CtoS execution

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst_pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifndef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 riw1:2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
    int a, b;
    st():a(0),b(0) {}
};
std::string str;
--!

```

## test.cpp (1/3)

```

//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
// test.cpp
#include "test.h"

const sc_uint<8> test::par[4] = {1,2,3,4};

void test::main_cth() {
#ifdef _OSCI
    if (rst_n.read() == 0) {
        reset_main_cth();
    }
    else if (rst.read() == 1) {
        reset_main_cth();
    }
    else {
        reset_main_cth();
    }
#else
    reset_main_cth();
#endif
    wait();
    while (1) {
        // please write here!
        my_wait();
    }
}

void test::sub_cth() {
    reset_sub_cth();
    wait();
    while (1) {
        // please write here!
        my_wait_sub_cth();
    }
}

void test::main_meth() {
    // please write here!
}

void test::m_func1(sc_uint<8> x, sc_int<16> y) {
    // please write here!
}

int test::m_func2(int x) {
    // please write here!
    int rtn = 0;
    return rtn;
}

<continue to next page>

```

Initialization for member variable specified with const

SC CTHREAD function

Asynchronous reset is top priority, the priority of other reset is defined by the order in test.in

Please write your function here!

SC\_METHOD function

Please write your function here!

Member function

Please write your function here!

Member function

Please write your function here!

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

`ifdef _DEBUG_SIM
uchar tmp3
`endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 rlwl:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
    int a, b;
    st():a(0),b(0) {}
};
std::string str;
--!

```

## test.cpp (2/3)

```

void test::reset_main_cth() {
    soft_rst.write(0);
    en_o.write(0);
    dout1.write(0);
    for (int i0 = 0; i0 < 4; i0++) {
        dout2[i0].write(0);
    }
    for (int i0 = 0; i0 < 4; i0++) {
        sig1[i0].write(1);
    }

    tmp1[0] = 1;
    tmp1[1] = 2;
    tmp1[2] = 3;
    tmp1[3] = 4;
    tmp2 = 0;
    tmp4 = 0;

    `ifdef _DEBUG_SIM
    tmp3 = 0;
    `endif

    MEM_INIVAL_1_E(ram1, .0, 1, ad1, wd1, we1, cs1_n);
    MEM_INIVAL_2R(ram2, m, ra1);
}

void test::reset_sub_cth() {
}

void test::my_wait_main_cth() {
    prev_wait_main_cth();
    wait();
    post_wait_main_cth();
}

void test::my_wait_sub_cth() {
    prev_wait_sub_cth();
    wait();
    post_wait_sub_cth();
}

<continue to next page>

```

Reset function  
Called from reset block of  
SC\_CTHREAD

Initialization for  
soft reset signal

Initialization for port and  
signal  
For array, all elements are  
initialized by "for" sentence

Initialization for member variable  
For the array initialized by each  
element, each index is initialized  
one by one

Effective only when \_DEBUG\_SIM  
macro is defined

Macro of initialization for  
memory port and pipeline  
register array

Extended wait function  
-The body of prev\_wait\_xxx() and  
the body of post\_wait\_xxx()  
are generated in header file  
-The function generated automatically  
by command or option is called in  
prev\_wait\_xxx() and post\_wait\_xxx().  
-The function which should be executed  
before wait() is called in  
prev\_wait\_xxx(). The function which  
should be executed after wait() is  
called in post\_wait\_xxx().

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

`ifdef _DEBUG_SIM
uchar tmp3
`endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 riw1:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1

func void m_func1(var8 x, svar16 y)
func int m_func2(int x)

!--
struct st{
    int a, b;
    st():a(0),b(0) {}
};
std::string str;
--!

```

## test.cpp (3/E)

```

void test::req_ram1(sc_uint<7> addr) {
    MEM_REQ_1_E(ram1, , 0, ad1, cs1_n);
}

void test::rd_ram1(sc_uint<8>& data) {
    MEM_RD_1(ram1, 1, , rd1);
}

sc_uint<8> test::rd_ram1() {
    sc_uint<8> data;
    MEM_RD_1(ram1, 1, , rd1);
}

void test::wr_ram1(sc_uint<7> addr, sc_uint<8> data) {
    MEM_WR_1_E(ram1, , 1, 0, ad1, wd1, we1, cs1_n);
}

void test::req_ram2(sc_uint<8> addr) {
    MEM_REQ_2(ram2, m_, ra1);
}

void test::rd_ram2(sc_uint<16>& data) {
    MEM_RD_2(ram2, 2, m_, rd1);
}

sc_uint<16> test::rd_ram2() {
    sc_uint<16> data;
    MEM_RD_2(ram2, 2, m_, rd1);
    return data;
}

```

memory access function for ram1/ram2

- req\_\*\*\*: Send read request
- rd\_\*\*\*: Receive read data
- wr\_\*\*\*: send write request

## Assertion macro SSGEN\_ASSERT

- Extended macro of "assert"
- Definition of SSGEN\_ASSERT is in ssgenlib.h
- You can switch force-quit of simulation by specifying macro "\_DEBUG\_SIM" in compiling
- You can use this macro for assertion in your code.

```

#if !defined(__CTOS__) && !defined(CALYPTO_SYSC)
`ifdef _DEBUG_SIM
#define SSGEN_ASSERT(a) ¥
    if(!(a)) SC_REPORT_WARNING("assert check", #a);
`else
#define SSGEN_ASSERT(a) assert((a));
`endif

`else
#define SSGEN_ASSERT(a)
`endif

```

When specifying "\_DEBUG\_SIM" in compiling, only output message and not force-quit simulation.

When not specifying "\_DEBUG\_SIM", force-quit simulation by assert.

Nothing when except simulation

## 8.1.2 testbench description

Here shows testbench description(tb\_test.h/tb\_test.cpp/main\_test.cpp) generated from module definition file test.in. (the description of test.in is omitted partially)

### test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst_pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1, 2, 3, 4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1, 2, 3, 4}
`else
const uvar8 par[4] = {5, 6, 7, 8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 rlwl:r 2 -prefix=m

cthread main_cth
cthread sub_cth -rst rst

<omitted>

```

### tb\_test.h (1/2)

```

//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====

#ifndef TB_TEST_H
#define TB_TEST_H

#include <systemc.h>
#include "ssgenlib.h"

MEM_PTR_A(ram1, sc_uint<8>);
MEM_PTR_A(ram2, sc_uint<16>);

SC_MODULE(tb_test) {
    style_module sc -> SC_MODULE

    sc_in< bool > clk;
    sc_out< bool > rst_n;
    sc_out< bool > rst;
    sc_out< bool > en_i;
    sc_out< sc_uint<8> > din1;
    sc_out< sc_int<16> > din2[4];
    sc_in< bool > en_o;
    sc_in< sc_uint<8> > dout1;
    sc_in< sc_int<16> > dout2[4];

    MEM_DEF_2W_E(ram2, sc_uint<16>, 8, 2, m_, wa1, wd1, we1, cs1);
    sc_signal< sc_uint<8> > tb_reg;

    SC_CTOR(tb_test) {
        style_module sc -> SC_CTOR
        : clk("clk")
        , rst_n("rst_n")
        , rst("rst")
        , en_i("en_i")
        , din1("din1")
        , en_o("en_o")
        , dout1("dout1")
        , MEM_IN1NM_2W_E(ram2, m_, wa1, wd1, we1, cs1)
        {
            SC_CTHREAD(thread_main, clk.pos());
            MEM_PIPE_CTOR(ram2, clk);

            void reset_function() {
                rst_n.write(0);
                rst.write(1);
                en_i.write(0);
                din1.write(0);
                for (int i0 = 0; i0 < 4; i0++) {
                    din2[i0].write(0);
                }
                tb_reg.write(0);
            }
        }
    }
};

```

Macro of extern declaration to memory array pointer

style\_module sc -> SC\_MODULE

Memory port/array definition of ram2 testbench make memory write access to ram2

Define only in testbench

style\_module sc -> SC\_CTOR

port and signal name initialization (except ones with array form)

Macro for memory port name initialization

SC\_CTHREAD registration for testbench

Macro for SC\_METHOD registration of pipeline access when using memory array

Initialization for reset port (reset value is based on specified)

Initialization for input port of test module(initial value is always 0)

<continue to next page>

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 r1w1:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst

<omitted>

```

## tb\_test.h (2/E)

```

MEM_INIVAL_2W_E(ram2, m_, 0, 0, wa1, wd1, we1, cs1);

void my_wait() {
    wait();
    MEM_NEG_2W_E(ram2, m_, 0, 0, we1, cs1);
}

void wr_ram2(sc_uint<8> addr, sc_uint<16> data) {
    MEM_WR_2(ram2, m_, 1, 1, wa1, wd1, we1, cs1);
}

MEM_PIPE(ram2, 2)

ssgen_trace_file* m_tf;
void vcd_trace(ssgen_trace_file* tf) {
    m_tf = tf;
    if (tf != 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk, nm + ".clk");
        sc_trace(tf, rst_n, nm + ".rst_n");
        sc_trace(tf, rst, nm + ".rst");
        sc_trace(tf, en_i, nm + ".en_i");
        sc_trace(tf, din1, nm + ".din1");
        for (int i0 = 0; i0 < 4; i0++) {
            std::ostringstream indx;
            indx << "(" << i0 << ")";
            sc_trace(tf, din2[i0], nm + ".din2" + indx.str());
        }
        sc_trace(tf, en_o, nm + ".en_o");
        sc_trace(tf, dout1, nm + ".dout1");
        for (int i0 = 0; i0 < 4; i0++) {
            std::ostringstream indx;
            indx << "(" << i0 << ")";
            sc_trace(tf, dout2[i0], nm + ".dout2" + indx.str());
        }
        sc_trace(tf, tb_reg, nm + ".tb_reg");
    }
}

#ifdef _MEM_MODEL
sc_trace(tf, m_ram2_wa1, nm + ".m_ram2_wa1");
sc_trace(tf, m_ram2_wd1, nm + ".m_ram2_wd1");
sc_trace(tf, m_ram2_we1, nm + ".m_ram2_we1");
sc_trace(tf, m_ram2_cs1, nm + ".m_ram2_cs1");
#endif

}

void thread_main();

#endif // TB_TEST_H

```

Macro of initialization for write memory port and pipeline register array

Macro of negating write enable signal of ram2

Member function of sending write request to ram2  
**Please call these functions when implement memory access.**

Refer to the next page

Description of wave dump for port and signal  
For array, all elements are dumped by "for" sentence

Description of wave dump for memory port  
ram2 is specified with prefix "m "

Declaration of member function for thread

## test.in

```

changelog - 2011/1/1 1 Renesas new
style_module sc

`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))

module test

clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header

uinb en_i
uin8 din1
sin16 din2[4]

uoutb en_o
uout8 dout1
sout16 dout2[4]

ureg16 sig1[4] = 1

svar16 tmp1[4] = {1,2,3,4}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16

`ifdef MODE1
const uvar8 par[4] = {1,2,3,4}
`else
const uvar8 par[4] = {5,6,7,8}
`endif

`ifdef TESTBENCH
ureg8 tb_reg
`endif

#ifdef _DEBUG_SIM
uchar tmp3
#endif

umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 r1w1:r 2 -prefix=m_

cthread main_cth
cthread sub_cth -rst rst

<omitted>

```

## tb\_test.cpp

```

//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
// tb_test.cpp
#include "tb_test.h"

void tb_test::thread_main() {
    reset_function();
    wait();
    // please write here!

    my_wait();
    sc_stop();
    my_wait();
}

```

SC\_CTHREAD function

Please write your function here!

## Extended class of VCD trace ssgen\_trace\_file

- This class inherits the vcd\_trace\_file class of SystemC library.
- m\_tf (ssgen\_trace\_file\* m\_tf;) is only declared in testbench.
- You can control VCD file dump by using member functions on()/off() of this class.

### Example.

```

void tb_test::thread_main() { // SC_CTHREAD of testbench
    reset_function();
    wait();
    // please write here!
    for(int i=0;i<100+10;i++){
        ...
        if(m_tf != NULL) { // Please describe this code if you use on()/off().
            if(i < 45) {
                m_tf->on(); // VCD file dump ON
            } else if(i < 80) {
                m_tf->off(); // VCD file dump OFF
            } else {
                m_tf->on(); // VCD file dump ON
            }
        }
        ...
        my_wait();
    }
    sc_stop();
    my_wait();
}

```

## main\_test.cpp (1/4)

```

//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
// main_test.cpp
#include "test.h"
#include "tb_test.h"
#include "mem_rw1.h"
#include "mem_r1w1.h"
sc_uint<8> *ptr_ram1;
sc_uint<16> *ptr_ram2;

int sc_main(int argc, char *argv[]) {
    bool vcd_dump = 0;
    int vcd_depth = HIER_MAX;
    int clk1_period = 10;
    for (int i = 1; i < argc; i++) {
        // vcd dump control
        if (strcmp(argv[i], "-vcd") == 0) {
            vcd_dump = 1;
            if (i < argc - 1 && *argv[i+1] != '-') {
                vcd_depth = atoi(argv[i+1]);
                i++;
            }
        }
        else if (strcmp(argv[i], "-clk1") == 0) {
            if (i < argc - 1 && *argv[i+1] != '-') {
                clk1_period = atoi(argv[i+1]);
                i++;
            }
        }
        // command line sample (you can customize)
        else if (strcmp(argv[i], "-mode") == 0) {
            i++;
            if (i < argc) {
                if (strcmp(argv[i], "0") == 0) {
                }
                else {
                }
            }
        }
    }

    sc_set_time_resolution(1, SC_PS);
    sc_clock clk("clk", clk1_period, SC_NS);

    printf("clk: %d ns (you can change this clock period by ¥"-clk1 PERIOD¥")¥n", clk1_period);

    ptr_ram1 = new sc_uint<8> [128];
    ptr_ram2 = new sc_uint<16> [256];

    test test0("test0");
    tb_test tb_test0("tb_test0");

#ifdef _MEM_MODEL
    mem_rw1<sc_uint<7>, sc_uint<8>, 1, 1, 0, 128> ram1("ram1", ptr_ram1, -1);
#endif

#ifdef _MEM_MODEL
    mem_r1w1<sc_uint<8>, sc_uint<16>, 2, 1, 1, 1, 256> ram2("ram2", ptr_ram2, 0);
#endif
}

```

Include header file  
 ·test.h : header file of test module  
 ·tb\_test.h : header file of testbench

Include memory model  
 ·mem\_rw1.h : single port memory model  
 ·mem\_r1w1.h : 2port memory model

Declaration of memory array pointer

ON/OFF switching of VCD dump  
 To the command line argument of simulation  
 ·"- vcd" is specified, VCD dump is ON for all hierarchies  
 ·"- vcd 2" is specified, VCD dump is ON for 2 level hierarchies

You can change the clock period of clk1 by "-clk1" command line option  
 Default: 10ns

Please customize another command line argument ("-mode" is reference)

Clock generation

Memory array allocation

Instantiation of test module and testbench

Instantiation of memory model (only when \_MEM\_MODEL macro is specified)  
 mem\_rw1 : single port memory  
 mem\_r1w1 : 2 port memory  
 memory model template argument is:  
 <bit width of address, bit width of data, latency, we level, cs level, re level (only when mem\_r1w1), number of words>

<continue to next page>



## main\_test.cpp (2/4)

```

sc_signal < bool > rst_n;
sc_signal < bool > rst;
sc_signal < bool > en_i;
sc_signal < sc_uint<8> > din1;
sc_signal < sc_int<16> > din2[4];
sc_signal < bool > en_o;
sc_signal < sc_uint<8> > dout1;
sc_signal < sc_int<16> > dout2[4];

#ifdef MEM_MODEL
sc_signal < sc_uint<7> > ram1_ad1;
sc_signal < sc_uint<8> > ram1_wd1;
sc_signal < sc_uint<8> > ram1_rd1;
sc_signal < bool > ram1_we1;
sc_signal < bool > ram1_cs1_n;
#endif

#ifdef MEM_MODEL
sc_signal < sc_uint<8> > m_ram2_wa1;
sc_signal < sc_uint<16> > m_ram2_wd1;
sc_signal < bool > m_ram2_we1;
sc_signal < bool > m_ram2_cs1;
sc_signal < sc_uint<8> > m_ram2_ra1;
sc_signal < sc_uint<16> > m_ram2_rd1;
sc_signal < bool > m_ram2_re1;
#endif

test0.clk(clk);
test0.rst_n(rst_n);
test0.rst(rst);
test0.en_i(en_i);
test0.din1(din1);
#ifdef _MODE_RTL
for (int i0 = 0; i0 < 4; i0++) {
    test0.din2[i0](din2[i0]);
}
#else
test0.din2_0(din2[0]);
test0.din2_1(din2[1]);
test0.din2_2(din2[2]);
test0.din2_3(din2[3]);
#endif
test0.en_o(en_o);
test0.dout1(dout1);
#ifdef _MODE_RTL
for (int i0 = 0; i0 < 4; i0++) {
    test0.dout2[i0](dout2[i0]);
}
#else
test0.dout2_0(dout2[0]);
test0.dout2_1(dout2[1]);
test0.dout2_2(dout2[2]);
test0.dout2_3(dout2[3]);
#endif

```

Signals between ports of test module and testbench

Signals between ports of test module and single port memory model

Signals between ports of test module and test bench and 2port memory model

Signal connections with test module

When connect to RTL by CoSim (\_MODE\_MACRO is effective), array port must be separated to scalar port

<continue to next page>

### main\_test.cpp (3/4)

```

#ifdef MEM_MODEL
    test0.ram1_ad1(ram1_ad1);
    test0.ram1_wd1(ram1_wd1);
    test0.ram1_rd1(ram1_rd1);
    test0.ram1_we1(ram1_we1);
    test0.ram1_cs1(ram1_cs1_n);
#endif

#ifdef MEM_MODEL
    test0.m_ram2_ra1(m_ram2_ra1);
    test0.m_ram2_rd1(m_ram2_rd1);
#endif

    tb_test0.clk(clk);
    tb_test0.rst_n(rst_n);
    tb_test0.rst(rst);
    tb_test0.en_i(en_i);
    tb_test0.din1(din1);
    for (int i0 = 0; i0 < 4; i0++) {
        tb_test0.din2[i0](din2[i0]);
    }
    tb_test0.en_o(en_o);
    tb_test0.dout1(dout1);
    for (int i0 = 0; i0 < 4; i0++) {
        tb_test0.dout2[i0](dout2[i0]);
    }

#ifdef MEM_MODEL
    tb_test0.m_ram2_wa1(m_ram2_wa1);
    tb_test0.m_ram2_wd1(m_ram2_wd1);
    tb_test0.m_ram2_we1(m_ram2_we1);
    tb_test0.m_ram2_cs1(m_ram2_cs1);
#endif

#endif

#ifdef MEM_MODEL
    ram1.clk(clk);
    ram1.ad1(ram1_ad1);
    ram1.wd1(ram1_wd1);
    ram1.we1(ram1_we1);
    ram1.rd1(ram1_rd1);
    ram1.cs1(ram1_cs1_n);
#endif

#ifdef MEM_MODEL
    ram2.clk(clk);
    ram2.wa1(m_ram2_wa1);
    ram2.wd1(m_ram2_wd1);
    ram2.we1(m_ram2_we1);
    ram2.ra1(m_ram2_ra1);
    ram2.rd1(m_ram2_rd1);
    ram2.re1(m_ram2_re1);
    m_ram2_re1.write(1);
#endif

<continue to next page>

```

Signal connection with test module for single port memory

Signal connection with test module for 2 port memory read

Signal connections with testbench

Signal connections with testbench for 2 port memory write

Signal connections with single port memory

Signal connections with 2port memory

Read enable signal of ram2 is always 1 because ram2 does not have read enable

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 67/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## main\_test.cpp (4/E)

```

    ssgen_trace_file *tf = NULL;
    if (vcd_dump == 1) tf = create_ssgen_trace_file("test");
#ifdef _MODE_RTL
    test0.vcd_trace(tf, vcd_depth);
#endif
    tb_test0.vcd_trace(tf);
#ifdef _MEM_MODEL
    ram1.vcd_trace(tf);
#endif
#ifdef _MEM_MODEL
    ram2.vcd_trace(tf);
#endif
    sc_start();

    if (vcd_dump == 1) {
        sc_close_vcd_trace_file(tf);
        ssgen_trace_post("test.vcd");
    }

    return 0;
}

```

Open test.vcd when "-vcd" is set to command line option

Start simulation

### 8.1.3 memory model

Here shows memory model description (mem\_rw1.h/mem\_r1w1.h) generated with the specification of the command line option "- mem" when ssgen is executed.

mem\_rw1.h is Single port memory model and mem\_r1w1.h is 2port memory model.

2port memory model reports warning message when read access and write access are occurred at same clock cycle and same address. However, when read access has no read enable like ram2 in described above example, this warning message may be shown once immediately after simulation start. This phenomenon is produced when the first memory access is "write access to address 0".

All memory models which are generated by ssgen have a function storing previous value of read data port. So, if you don't expect to store previous value of read data, please change memory model directly. (Please refer to pink balloon as an example.)

#### mem\_rw1.h (1/3)

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
#ifndef MEM_R1W1_H
#define MEM_R1W1_H

template <typename T_ADDR, typename T_DATA, int T_LAT=1, int T_ACTW=1, int T_ACTC=T_ACTW, int T_WORD=0>
class mem_rw1 : public sc_module {
public:
    sc_in <bool> clk;
    sc_in < T_ADDR > ad1;
    sc_in < T_DATA > wd1;
    sc_in < bool > we1;
    sc_out < T_DATA > rd1;
    sc_in < bool > cs1;

    sc_signal < T_ADDR > reg_ad[T_LAT];
    sc_signal < T_DATA > reg_wd[T_LAT];
    sc_signal < bool > reg_we[T_LAT];
    sc_signal < bool > reg_cs[T_LAT];

    T_DATA* ptr_mem;

    SC_HAS_PROCESS(mem_rw1);

    mem_rw1(sc_module_name nm, T_DATA* ptr)
        : sc_module(nm)
        , clk("clk")
        , ad1("ad1")
        , wd1("wd1")
        , we1("we1")
        , rd1("rd1")
        , cs1("cs1")
        , ptr_mem(ptr)
    {
        if (T_LATENCY < 1 || T_LATENCY > 4) {
            cout << "memory latency must be from 1 to 4." << endl;
            sc_assert(1);
            exit(0);
        }
    }
};
```

Class template arguments:  
T\_ADDR: data type of address  
T\_DATA: data type of data  
T\_LAT: latency (1~4)  
T\_ACTW: level of write enable (1 or 0)  
T\_ACTC: level of chip select (1 or 0)  
T\_WORD: number of words

Buffer for latency

Latency should be between 1 and 4

<continue to next page>

## mem\_rw1.h (2/3)

```

T_DATA val = 0;
int wid = val.length();
int num = (wid + 15) >> 4;
if (init > 0) {
    val = get_init(num, init);
}
for (int i = 0; i < T_WORD; i++) {
    if (init == -1) {
        val = get_init(num, init);
    }
    ptr_mem[i] = val;
}

```

Initialization of memory array

```

SC_CTHREAD(thread_main, clk.pos());
}

```

```

T_DATA get_init(int num, int init) {
#ifdef _USE_AC
#define DATA16 sc_biguint<16>
#else
#define DATA16 ac_int<16, false>
#endif
    T_DATA result = 0;
    DATA16 part;
    for (int i = 0; i < num; i++) {
        if (init == -1) {
            part = (DATA16)rand();
        }
        else {
            part = (DATA16)init;
        }

        if (i == 0) {
            result = part;
        }
        else {
            result = result | ((T_DATA)part << (16*i));
        }
    }
    return result;
}

```

Function generating initial value

```

void thread_main() {
    rd1.write(0);
    for (int i = 0; i < T_LAT; i++) {
        reg_ad[i].write(0);
        reg_wd[i].write(0);
        reg_we[i].write(!T_ACTW);
        reg_cs[i].write(!T_ACTC);
    }
    wait();
}

```

<continue to next page>

## mem\_rw1.h (3/E)

If you don't expect to store previous value of read data, please add the following code after while(1)

```
rd1.write( get_init(1, -1) );
```

```
while (1) {
    if (T_LAT == 1) {
        if (T_WORD != 0) {
            if (ad1.read() >= T_WORD) {
                cout << "[Error @" << sc_time_stamp()
                    << "]" Read/Write access over size: "
                    << name() << "'s address = " << ad1.read() << endl;
                sc_stop();
                wait();
            }
        }
        if (cs1.read() == T_ACTC) {
            if (we1.read() == T_ACTW) {
                ptr_mem[(int)ad1.read()] = wd1.read();
            }
            else {
                rd1.write(ptr_mem[(int)ad1.read()]);
            }
        }
    }
    else {
        reg_ad[T_LAT-2].write(ad1.read());
        reg_wd[T_LAT-2].write(wd1.read());
        reg_we[T_LAT-2].write(we1.read());
        reg_cs[T_LAT-2].write(cs1.read());
        for (int i = 0; i < T_LAT-2; i++) {
            reg_ad[i].write(reg_ad[i+1].read());
            reg_wd[i].write(reg_wd[i+1].read());
            reg_we[i].write(reg_we[i+1].read());
            reg_cs[i].write(reg_cs[i+1].read());
        }
        if (T_WORD != 0) {
            if (reg_ad[0].read() >= T_WORD) {
                cout << "[Error @" << sc_time_stamp()
                    << "]" Read/Write access over size: "
                    << name() << "'s address = " << reg_ad[0].read() << endl;
                sc_stop();
                wait();
            }
        }
        if (reg_cs[0].read() == T_ACTC) {
            if (reg_we[0].read() == T_ACTW) {
                ptr_mem[(int)reg_ad[0].read()] = reg_wd[0].read();
            }
            else {
                rd1.write(ptr_mem[(int)reg_ad[0].read()]);
            }
        }
    }
}
wait();
```

When latency is 1

Out of bounds check for number of words

Write access

Read access

When latency is between 2 and 4

Out of bounds check for number of words

Write access

Read access

```
void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk, nm + ".clk");
        sc_trace(tf, ad1, nm + ".ad1");
        sc_trace(tf, wd1, nm + ".wd1");
        sc_trace(tf, we1, nm + ".we1");
        sc_trace(tf, rd1, nm + ".rd1");
        sc_trace(tf, cs1, nm + ".cs1");
    }
}
```

Description of wave dump for all memory ports

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 71/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## mem\_r1w1.h (1/5)

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
#ifndef MEM_R1W1_H
#define MEM_R1W1_H

template <typename T_ADDR, typename T_DATA, int T_LAT=1, int T_ACTW=1, int T_ACTC=T_ACTW, int T_ACTR=T_ACTW,
          int T_WORD=0>
class mem_r1w1 : public sc_module {
public:
    sc_in<bool> clk;
    sc_in<T_ADDR> wa1;
    sc_in<T_DATA> wd1;
    sc_in<bool> we1;
    sc_in<bool> cs1;
    sc_in<T_ADDR> ra1;
    sc_out<T_DATA> rd1;
    sc_in<bool> re1;

    sc_signal<T_ADDR> reg_wa[T_LAT];
    sc_signal<T_DATA> reg_wd[T_LAT];
    sc_signal<bool> reg_we[T_LAT];
    sc_signal<bool> reg_cs[T_LAT];
    sc_signal<T_ADDR> reg_ra[T_LAT];
    sc_signal<bool> reg_re[T_LAT];

    T_DATA* ptr_mem;
    T_ADDR pre_addr;
    bool pre_match;

    SC_HAS_PROCESS(mem_r1w1);
};
```

Class template arguments:  
T\_ADDR: data type of address  
T\_DATA: data type of data  
T\_LAT: latency (1~4)  
T\_ACTW: level of write enable (1 or 0)  
T\_ACTC: level of chip select (1 or 0)  
T\_ACTR: level of read enable (1 or 0)  
T\_WORD: number of words

Buffer for latency

<continue to next page>

## mem\_r1w1.h (2/5)

```

mem_r1w1(sc_module_name nm, T_DATA* ptr, int init = 0)
: sc_module(nm)
, clk("clk")
, wai("wai")
, wdi("wdi")
, wei("wei")
, csi("csi")
, rai("rai")
, rdi("rdi")
, rei("rei")
, ptr_mem(ptr)
, pre_addr(0)
, pre_match(false)
{
    if (T_LAT < 1 || T_LAT > 4) {
        cout << "memory latency must be from 1 to 4." << endl;
        sc_assert(1);
        exit(0);
    }

    T_DATA val = 0;
    int wid = val.length();
    int num = (wid + 15) >> 4;
    if (init > 0) {
        val = get_init(num, init);
    }
    for (int i = 0; i < T_WORD; i++) {
        if (init == -1) {
            val = get_init(num, init);
        }
        ptr_mem[i] = val;
    }

    SC_CTHREAD(thread_main, clk.pos());
}

T_DATA get_init(int num, int init) {
#ifdef _USE_AC
#define DATA16 sc_biguint<16>
#else
#define DATA16 ac_int<16, false>
#endif
    T_DATA result = 0;
    DATA16 part;
    for (int i = 0; i < num; i++) {
        if (init == -1) {
            part = (DATA16)rand();
        }
        else {
            part = (DATA16)init;
        }

        if (i == 0) {
            result = part;
        }
        else {
            result = result | ((T_DATA)part << (16*i));
        }
    }
    return result;
}

```

Latency should be between 1 and 4

Initialization of memory array

Function generating initial value

<continue to next page>



### mem\_r1w1.h (3/5)

```

void thread_main() {
    rd1.write(0);
    for (int i = 0; i < T_LAT; i++) {
        reg_wa[i].write(0);
        reg_wd[i].write(0);
        reg_we[i].write(!T_ACTW);
        reg_cs[i].write(!T_ACTC);
        reg_ra[i].write(0);
        reg_re[i].write(!T_ACTR);
    }
    wait();
    while (1) {
        if (T_LAT == 1) {
            if (T_WORD != 0) {
                if (wa1.read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Write access over size: "
                        << name() << "'s address = " << wa1.read() << endl;
                    sc_stop();
                    wait();
                }
                if (ra1.read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Read access over size: "
                        << name() << "'s address = " << ra1.read() << endl;
                    sc_stop();
                    wait();
                }
            }
            if (we1.read() == T_ACTW && cs1.read() == T_ACTC) {
                ptr_mem[(int)wa1.read()] = wd1.read();
            }
            if (re1.read() == T_ACTR) {
                rd1.write(ptr_mem[(int)ra1.read()]);
            }

            // conflict check
            if (we1.read() == T_ACTW
                && cs1.read() == T_ACTC
                && re1.read() == T_ACTR
                && wa1.read() == ra1.read()
                && (pre_match == false || pre_addr != wa1.read())) {
                pre_addr = wa1.read();
                pre_match = true;
                cout << "[Warning @" << sc_time_stamp()
                    << "]" Read/Write access conflict: "
                    << name() << "'s address = " << wa1.read() << endl;
            }
            else {
                pre_match = false;
            }
        }
    }
}

```

If you don't expect to store previous value of read data, please add the following code after while(1)  
rd1.write( get\_init(1, -1) );

Out of bounds check for number of words

When latency is 1

Write access

Read access

Conflict check for Read access and Write access

<continue to next page>

## mem\_r1w1.h (4/5)

```

else {
    reg_wa[T_LAT-2].write(wa1.read());
    reg_wd[T_LAT-2].write(wd1.read());
    reg_we[T_LAT-2].write(we1.read());
    reg_cs[T_LAT-2].write(cs1.read());
    reg_ra[T_LAT-2].write(ra1.read());
    reg_re[T_LAT-2].write(re1.read());

    for (int i = 0; i < T_LAT-2; i++) {
        reg_wa[i].write(reg_wa[i+1].read());
        reg_wd[i].write(reg_wd[i+1].read());
        reg_we[i].write(reg_we[i+1].read());
        reg_cs[i].write(reg_cs[i+1].read());
        reg_ra[i].write(reg_ra[i+1].read());
        reg_re[i].write(reg_re[i+1].read());
    }

    if (T_WORD != 0) {
        if (reg_wa[0].read() >= T_WORD) {
            cout << "[Error @" << sc_time_stamp()
                << "]" Write access over size: "
                << name() << "'s address = " << reg_wa[0].read() << endl;
            sc_stop();
            wait();
        }
        if (reg_ra[0].read() >= T_WORD) {
            cout << "[Error @" << sc_time_stamp()
                << "]" Read access over size: "
                << name() << "'s address = " << reg_ra[0].read() << endl;
            sc_stop();
            wait();
        }
    }

    if (reg_we[0].read() == T_ACTW && reg_cs[0].read() == T_ACTC) {
        ptr_mem[(int)reg_wa[0].read()] = reg_wd[0].read();
    }

    if (reg_re[0].read() == T_ACTR) {
        rd1.write(ptr_mem[(int)reg_ra[0].read()]);
    }

    // conflict check
    if (reg_we[0].read() == T_ACTW
        && reg_cs[0].read() == T_ACTC
        && reg_re[0].read() == T_ACTR
        && reg_wa[0].read() == reg_ra[0].read()
        && (pre_match == false || pre_addr != reg_wa[0].read())) {
        pre_addr = reg_wa[0].read();
        pre_match = true;
        cout << "[Warning @" << sc_time_stamp()
            << "]" Read/Write access conflict: "
            << name() << "'s address = " << reg_wa[0].read() << endl;
    }
    else {
        pre_match = false;
    }
}

wait();
}
}

```

When latency is between 2 and 4

Out of bounds check for number of words

Write access

Read access

Conflict check for Read access and Write access

<continue to next page>

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 75/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## mem\_r1w1.h (5/E)

```

void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk, nm + ".clk");
        sc_trace(tf, wa1, nm + ".wa1");
        sc_trace(tf, wd1, nm + ".wd1");
        sc_trace(tf, we1, nm + ".we1");
        sc_trace(tf, cs1, nm + ".cs1");
        sc_trace(tf, ra1, nm + ".ra1");
        sc_trace(tf, rd1, nm + ".rd1");
        sc_trace(tf, re1, nm + ".re1");
    }
}
};

#endif // MEM_R1W1_H

```

Description of wave dump for all memory ports

## 8.1.4 memory interface module

When specifying “rw1:r” or “rw1:w” to {u|s}mem command, in order to arbitrate between Read access and Write access, ssgen generates a memory interface module.

If you specify “umem 8 256 ram rw1:r -re -prefix=m\_”, the following module is generated.

### m\_ram\_if.h (1/2)

```
//=====
// ssgen v1.8 (SystemC code for Synthesis Generator)
// Renesas Group Confidential
//=====
#ifndef M_RAM_IF_H
#define M_RAM_IF_H

#include <systemc.h>
#include "ssgenlib.h"

SC_MODULE(m_ram_if) {
    sc_in< sc_uint<8> > m_ram_wa1;
    sc_in< bool > m_ram_we1;
    sc_in< sc_uint<8> > m_ram_ra1;
    sc_in< bool > m_ram_re1;
    sc_out< sc_uint<8> > m_ram_ad1;
    sc_out< bool > m_ram_cs1;

    SC_CTOR(m_ram_if)
    {
        m_ram_wa1("m_ram_wa1")
        , m_ram_we1("m_ram_we1")
        , m_ram_ra1("m_ram_ra1")
        , m_ram_re1("m_ram_re1")
        , m_ram_ad1("m_ram_ad1")
        , m_ram_cs1("m_ram_cs1")
    {
        SC_METHOD(method_select_addr);
        sensitive
        << m_ram_wa1
        << m_ram_we1
        << m_ram_ra1
        << m_ram_re1
        ;

        SC_METHOD(method_generate_cs);
        sensitive
        << m_ram_we1
        << m_ram_re1
        ;
    }
}

<continue to next page>
```

Definition of ports

Only when specifying “-re”

Only when specifying “-re”

Method of select R/W access

Method of generating chip select signal (only when specifying “-re”)

## m\_ram\_if.h (2/E)

```

#if !defined(__CTOS__) && !defined(GALYPTO_SYSC)
void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
#ifdef _MEM_MODEL
        sc_trace(tf, m_ram_wa1, nm + ".m_ram_wa1");
        sc_trace(tf, m_ram_we1, nm + ".m_ram_we1");
        sc_trace(tf, m_ram_ra1, nm + ".m_ram_ra1");
        sc_trace(tf, m_ram_re1, nm + ".m_ram_re1");
        sc_trace(tf, m_ram_ad1, nm + ".m_ram_ad1");
        sc_trace(tf, m_ram_cs1, nm + ".m_ram_cs1");
#endif
    }
}
#endif // !defined(__CTOS__) && !defined(GALYPTO_SYSC)

void method_select_addr();
void method_generate_cs();
};

#ifdef __CTOS__
SC_MODULE_EXPORT(m_ram_if);
#endif

#endif // M_RAM_IF_H

```

Description of wave dump  
for all ports

## m\_ram\_if.cpp

```

//=====
// ssgen v1.8 (SystemC code for Synthesis Generator)
// Renesas Group Confidential
//=====
// m_ram_if.cpp
#include "m_ram_if.h"

void m_ram_if::method_select_addr() {
    if (m_ram_we1.read() == 1)
        m_ram_ad1.write(m_ram_wa1.read());
    else if (m_ram_re1.read() == 1)
        m_ram_ad1.write(m_ram_ra1.read());
    else m_ram_ad1.write(0);
}

void m_ram_if::method_generate_cs() {
    if (m_ram_we1.read() == 1 && m_ram_re1.read() == 1) {
        cout << "[Warning @" << sc_time_stamp()
            << "]" Read/Write access conflict: "
            << name() << "'s address = " << m_ram_wa1.read() << endl;
    }
    m_ram_cs1.write(m_ram_we1.read() | m_ram_re1.read());
}

```

Select R/W address  
Write access has a priority over Read access

Conflict check between R/W accesses

Generate chip select signal  
(only when "-re" option)

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 78/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## 8.1.5 CtoS script

Here shows CtoS script (run\_ctos.csh, ctos\_lsfs, ctos\_test.tcl) generated from module definition file test.in with the specification of command line option “-ctos” when ssgen is executed.

### Method of executing CtoS

```
%s> run_ctos.csh
```

Execute all ctos\_\*.tcl

```
%s> run_ctos.csh ctos_test.tcl
```

Execute only ctos\_test.tcl

### run\_ctos.csh

```
#!/bin/csh -f
## =====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
## =====
source /common/appl/dotfiles/cadence.CSHRC_ctos_v14.20-p100
bs -M 500 -os RHEL5 -tool ctos ctos_lsfs $*
```

Use CtoS v14.20 by default  
It is possible to change CtoS setting file by env\_ctos command.

ctos\_lsfs launches CtoS  
Execute all tcl when no command line argument  
Execute only selected tcl which is specified in command line argument

### ctos\_test.tcl (1/3)

```
## =====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
## =====
# parameters
set PERIOD 5000
set INPUT_DELAY 0
set TARGET_LIB tutorial.lbr

# set variables
set NAME test
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays
set BEHAVIOR $MODULE/behaviors
set PORT $MODULE/terms
set UTIL /common/appl/Renesas/SystemC/utility/ctos

# preparation
new_design $NAME
set_attr source_files "test.cpp" [get_design]
set_attr compile_flags "-w -D_MEM_MODEL -I/common/appl/Renesas/SystemC/utility/ssgen" [get_design]
set_attr top_module_path $NAME [get_design]
set_attr verilog_rtl_model_suffix "" [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
set_attr reset_registers internal [get_design]
set_attr tech_lib_names $TARGET_LIB [get_design]
set_attr verilog_pragma_keyword "synopsys" [get_design]
set_attr default_scheduling_effort low [get_design]
set_attr default_speed_grade 90 [get_design]

<continue to next page>
```

Setting clock period and input delay  
Default value is 5000ps and 0ps

Setting technology library file(default is tutorial)

Module name

## ctos\_test.tcl (2/3)

```
# slec attribute
set_attr enable_var_correspondences true [get_design]
#set_attr enable_slec_verification true [get_design]
#set_attr optimize_enable_propagate_function_args false [get_design]
```

```
define_clock -name clk -period $PERIOD
build
```

```
# flatten_array
set a_list [ls $ARRAY]
set b_list {}
foreach a $a_list {
    set readOnly [get_attr read_only $ARRAY/$a]
    if {$readOnly==0} {
        lappend b_list $ARRAY/$a
    }
}
```

Flatten arrays

```
if {$b_list != ""} {
    flatten_array $b_list
}
```

```
# inline_function
inline_calls -all
```

Inline functions  
(Inline all functions by default)

```
# loop_unroll
if {[find_combinational_loops]!=""} {
    unroll_loop [find_combinational_loops]
}
```

Unroll combinational loop

```
# input_delay
set port_list [ls $PORT]
foreach i_port $port_list {
    if [get_attr is_clock $PORT/$i_port]==0
    && [regexp [get_attr direction $PORT/$i_port] "in"]==1] {
        if {[regexp "rst" $i_port] == 0} {
            external_delay -input $INPUT_DELAY -clock clk1 -edge rise $PORT/$i_port
        }
    }
}
```

Setting input delay  
(except reset port)

```
# pipeline main_th
set LATENCY_MAIN_TH 3
set EXPAND_BEFORE_NET # specify net name here
pipeline_loop -init_interval 1 ¥
    -min_lat_interval 2 ¥
    -max_lat_interval ${LATENCY_MAIN_TH} ¥
    -expand_before [find -net $EXPAND_BEFORE_NET] ¥
    ${BEHAVIOR}/${NAME}_main_th/nodes/CtoS_MAIN_LOOP_while_begin
```

Pipeline synthesis command is generated by comment, if "-pipe" option is specified to cthread command  
Specify an output name in EXPAND\_BEFORE\_NET, the output is "write" at the first in pipeline loop in output ports which are scheduled in last stage of pipeline

```
# scheduling effort
#set_attr scheduling_effort low ${BEHAVIOR}/${NAME}_main_th
```

```
# synthesis
schedule
allocate_registers
```

Schedule and  
allocate registers

Scheduling effort  
You can specify "low" or "medium".  
Scheduling effort is "high" in default

```
# write files
write_rtl -non_recursive -slec slec_${NAME}.tcl -file ${NAME}.v $MODULE
```

Generate RTL description and SLEC script

<continue to next page>

|              |   |                                                       |      |     |            |
|--------------|---|-------------------------------------------------------|------|-----|------------|
| Confidential | - | -                                                     | Rev. | 1.8 | 80/125Page |
| -            |   | High-Level design supporting tool ssgen user's manual |      |     |            |

### ctos\_test.tcl (3/E)

```
# make reports
file mkdir ./reports_${NAME}
report_resources -detail > reports_${NAME}/report_resources.log
report_schedule > reports_${NAME}/report_schedule.log
report_timing > reports_${NAME}/report_timing.log
report_area -detail > reports_${NAME}/report_area.log
report_registers -detail > reports_${NAME}/report_registers.log
report_summary > reports_${NAME}/report_summary.log
source ${UTIL}/report_resource_sharing.tcl
report_resource_sharing reports_${NAME}/report_share.log
```

Generate each report

```
#save_design -dir SAVE_DESIGN
exit
```

Using this if you prefer to save database



|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 81/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## 8.1.6 SLEC script

Here shows SLEC script (run\_slec\_sc.csh、slec\_sc\_lsfsch、slec\_test\_sc.tcl、run\_slec\_eq.csh、slec\_eq\_lsfsch、slec\_test\_eq.cfg) generated from module definition file test.in with the specification of command line option “-slec” when ssgen is executed.

### Method of executing SLEC

%s> run\_slec\_sc.csh ## SystemC property check

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

%s> run\_slec\_eq.csh ## SystemC-RTL equivalence check (Need to execute CtoS before SLEC)

Execute all cfg when no command line argument

Execute only selected cfg which is specified in command line argument

#### run\_slec\_sc.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/slec.CSHRC_7.1j
bs -os RHEL5 -M 500 -tool slec slec_sc_lsfsch $[*]
```

Use SLEC 7.1j by default  
It is possible to change SLEC setting file by env\_slec command.

slec\_sc\_lsfsch launches SLEC  
Execute all tcl when no command line argument  
Execute only selected tcl which is specified in command line argument

#### slec\_test\_sc.tcl (1/2)

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
set_verification_mode -system_manual -property_checks
set_global exit_on_error 1
set_global solver_cache_location none
set_global flop_checking_at_reset concrete
set_global osci_compliant_initial_value 0
set_global ise_only_neg_check 1
config_trace_files -simdump -auxsignals -dumpmem

limit -realtime 2h

build_design -spec -w -I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_MODEL -DASYNC_RESET_SUPPORT test.cpp
build_design -impl -w -I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_MODEL -DASYNC_RESET_SUPPORT test.cpp

create_waveform -name ACTIVE_HIGH -bitwidth 1 {1}
create_waveform -name ACTIVE_LOW -bitwidth 1 {0}
create_waveform -name ALWAYS_LOW -bitwidth 1 {0+}
create_waveform -name ALWAYS_HIGH -bitwidth 1 {1+}

create_constraint -reset -waveform ACTIVE_HIGH spec.rst
create_constraint -reset -waveform ACTIVE_HIGH impl.rst
create_constraint -waveform ALWAYS_LOW spec.rst
create_constraint -waveform ALWAYS_LOW impl.rst

create_constraint -reset -waveform ACTIVE_LOW spec.rst_n
create_constraint -reset -waveform ACTIVE_LOW impl.rst_n
create_constraint -waveform ALWAYS_HIGH spec.rst_n
create_constraint -waveform ALWAYS_HIGH impl.rst_n
```

<continue to next page>

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 82/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## slec\_test\_sc.tcl (2/E)

```

create_namemap_rule -default

foreach var [find -inst -seq -spec -hier -short_name -attr "local_var_attr"] {
    if { [find -inst -seq -impl -hier -short_name $var] != "" } {
        unmap -flop spec. $var impl. $var
    }
}

check_properties -spec -prop -abr
check_properties -spec -prop -abw
check_properties -spec -prop -ise
check_properties -spec -prop -umr
#check_properties -spec -prop -asc

foreach prop [find -inst -spec "prop_*"] {
    set_reset_value -list $prop -value 0
}

verify -mode full_proof
quit

```

## run\_slec\_eq.sh

```

#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/slec.CSHRC_7.1j
bs -os RHEL5 -M 500 -tool slec slec_sc_lsfs $*

```

Use SLEC 7.1j by default  
It is possible to change SLEC setting file by  
env\_slec command.

slec\_eq\_lsfs launches ctos2slec and SLEC  
Execute all cfg when no command line argument  
Execute only selected cfg which is specified  
in command line argument

## slec\_test\_eq.cfg

```

##=====
## ssgen v1.7.4 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
# ctos2slec option
#-map_state_variables
#-bbox_functions FUNC_NAME0, FUNC_NAME1, ...

# slec option
#limit -time 8h|30m|etc.
#set_global bit_level_solver_only 1
#set_global ignore_intermediate_points 1
#set_global replace_xz_with_constant 0

```

You can add ctos2slec option in here

You can add SLEC setting (slec\_test\_eq.tcl) in here.  
You can comment out it by "#"

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 83/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

### 8.1.7 Checker script

Here shows 1Team:System script (run\_1team.csh, user\_waive.sgdc), SSChecker script (run\_sschecker.csh) and Overflow checker (run\_overflow.csh, overflow\_lsfsh, overflow\_test.tcl) generated from module definition file test.in with the specification of command line option “-checker” when ssgen is executed.

#### Method of executing 1Team:System

```
%s> run_1team.sh
```

#### Method of executing SSChecker

```
%s> run_sschecker.csh
```

Check all .cpp when no command line argument

Check only selected .cpp which is specified in command line argument

#### Method of executing Overflow checker

```
%s> run_overflow.csh
```

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

#### run\_1team.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/1TeamSystem.CSHRC_1.16.7
bs -M 500 -os RHEL5 spyglass -template=Renesas/Synth ¥
-l /common/appl/Renesas/SystemC/utility/ssgen ¥
-D MEM_MODEL ¥
-sgdc ./user_waive.sgdc ¥
*.cpp

${SPYGLASS_HOME}/../scripts/chk_known_bug.pl ./moresimple.rpt
```

Use 1Team:System 1.16.7 by default  
It is possible to change 1Team:System setting  
file by env\_1team command.

#### user\_waive.sgdc

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====

## please write your waiver rule
## sample:
## /common/appl/Atrenta/1teamsystem/1.16.7/SPYGLASS_HOME/waiver/hls_design_waiver.sgdc
## template:
## waive-case -regex -file ".*" -rule RuleName [-msg "Message"]
```

You can add the suppress report rule

## run\_sschecker.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
set SSCHECKER = /common/appl/Renesas/SystemC/utility/SSChecker/v2.4.1/SSChecker.pl

rm All.rpt

set SRC = ($argv)
if($#SRC == 0) then
    set SRC = `find -name "*.cpp"`
endif

foreach a ($SRC)
    if( ! -e $a ) then
        echo "ERROR: Cannot find $a !"
        continue
    endif

    set module = `echo $a | sed -e "s/.*¥(¥/¥)//g" -e "s/.cpp//" -e "s/.h//"`
    $SSCHECKER $a -rpt ${module}.rpt -I../src
    cat ${module}.rpt >> All.rpt
end
```

Use SSChecker of v2.4.1 by default  
It is possible to change path of SSChecker by  
env\_sscchecker command.

Report file is All.rpt

## run\_overflow.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/cadence.CSHRC_ius12.10s004
source /common/appl/dotfiles/cadence.CSHRC_ctos_v14.20-p100
bs -M 500 -os RHEL5 -tool ctos overflow_lsfs $*
```

Use CtoS 14.20 and IES 12.10 by default  
It is possible to change path of CtoS and IES  
by env\_ctos and env\_ies command.

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 85/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## overflow\_test.tcl

```

##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
# parameters
set PERIOD 5000
set INPUT_DELAY 0
set TARGET_LIB tutorial.lbr

# set variables
set NAME test
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays
set BEHAVIOR $MODULE/behaviors
set PORT $MODULE/terms

# preparation
new_design $NAME
set_attr source_files "test.cpp" [get_design]
set_attr compile_flags "-w -D_MEM_MODEL -I/common/appl/Renesas/SystemC/utility/ssgen" [get_design]
set_attr top_module_path $NAME [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
set_attr reset_registers internal [get_design]
set_attr tech_lib_names $TARGET_LIB [get_design]
set_attr verilog_pragma_keyword "synopsys" [get_design]
define_clock -name clk -period $PERIOD
build

# overflow check
source /common/appl/Renesas/SystemC/utility/ctos/check_overflow/v1.65/check_overflow.tcl
check_overflow
file delete -force ./model
exit

```

Use Overflow checker v1.65 by default  
It is possible to change Overflow checker  
file by env\_overflow command.

## 8.1.8 Macro function for memory access

Here shows the table of macro functions for the memory access generated to SystemC module description and testbench description by specifying umem/smem command. The macro function name is different according to memory type (rw1/r1w1:r/r1w1:w/rw1:r/rw1:w/rw2:a/rw2:b), enable generation existence (-cs/-re option specification existence), -nowd/-noad option specification existence and -ponly option specification existence.

### 2 port memory (r1w1:r, r1w1:w) of switching array access and port access (-ponly is not specified)

| Memory type            | 2port read<br>(r1w1:r)                           |                     | 2port write<br>(r1w1:w) |                     |
|------------------------|--------------------------------------------------|---------------------|-------------------------|---------------------|
| Enable generation      | without -re                                      | with -re            | without -cs             | with -cs            |
| Memory pointer         | MEM_PTR (for module) / MEM_PTR_A (for testbench) |                     |                         |                     |
| Define port&array      | MEM_DEF_2R                                       | MEM_DEF_2R_E        | MEM_DEF_2W              | MEM_DEF_2W_E        |
| Initialize port name   | MEM_ININM_2R                                     | MEM_ININM_2R_E      | MEM_ININM_2W            | MEM_ININM_2W_E      |
| Initialize value       | MEM_INIVAL_2R[*2]                                | MEM_INIVAL_2R_E[*2] | MEM_INIVAL_2W[*1]       | MEM_INIVAL_2W_E[*1] |
| Negate enable          | -                                                | MEM_NEG_2R_E        | MEM_NEG_2W              | MEM_NEG_2W_E        |
| Register Pipe function | MEM_PIPE_2R_CTOR                                 |                     | MEM_PIPE_CTOR           |                     |
| Define Pipe function   | MEM_PIPE_2R                                      |                     | MEM_PIPE                |                     |
| Request function       | MEM_REQ_2[*2]                                    | MEM_REQ_2_E[*2]     | -                       |                     |
| Read function          | MEM_RD_2                                         |                     | -                       |                     |
| Write function         | -                                                |                     | MEM_WR_2[*1]            | MEM_WR_2_E[*1]      |

(\*1) [\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option

(\*2) [\_NOAD] when specify "-noad" option

### 2 port memory (r1w1:r, r1w1:w) of only port access (-ponly is specified)

| Memory type          | 2port read<br>(r1w1:r)                        |                       | 2port write<br>(r1w1:w) |                       |
|----------------------|-----------------------------------------------|-----------------------|-------------------------|-----------------------|
| Enable generation    | without -re                                   | with -re              | without -cs             | with -cs              |
| Memory pointer       | None (for module) / MEM_PTR_A (for testbench) |                       |                         |                       |
| Define port&array    | MEM_DEF_2R_P                                  | MEM_DEF_2R_E_P        | MEM_DEF_2W_P            | MEM_DEF_2W_E_P        |
| Initialize port name | MEM_ININM_2R_P                                | MEM_ININM_2R_E_P      | MEM_ININM_2W_P          | MEM_ININM_2W_E_P      |
| Initialize value     | MEM_INIVAL_2R[*2]_P                           | MEM_INIVAL_2R_E[*2]_P | MEM_INIVAL_2W[*1]_P     | MEM_INIVAL_2W_E[*1]_P |
| Negate enable        | -                                             | MEM_NEG_2R_E_P        | MEM_NEG_2W_P            | MEM_NEG_2W_E_P        |
| Request function     | MEM_REQ_2[*2]_P                               | MEM_REQ_2_E[*2]_P     | -                       |                       |
| Read function        | MEM_RD_2_P                                    |                       | -                       |                       |
| Write function       | -                                             |                       | MEM_WR_2[*1]_P          | MEM_WR_2_E[*1]_P      |

(\*1) [\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option

(\*2) [\_NOAD] when specify "-noad" option

|                     |   |                                                              |      |     |            |
|---------------------|---|--------------------------------------------------------------|------|-----|------------|
| <b>Confidential</b> | - | -                                                            | Rev. | 1.8 | 87/125Page |
| -                   |   | <b>High-Level design supporting tool ssgen user's manual</b> |      |     |            |

**Single port memory (rw1, rw1:r, rw1:w) and dual port memory (rw2:a, rw2:b) of switching array access and port access (-ponly is not specified)**

| Memory type            | Single port and dual port<br>(rw1, rw2:a, rw2:b) |                      | Single port read<br>(rw1:r) |                 | Single port write<br>(rw1:w) |
|------------------------|--------------------------------------------------|----------------------|-----------------------------|-----------------|------------------------------|
| Enable generation      | without -cs                                      | with -cs             | without -re                 | with -re        | without -cs                  |
| Memory pointer         | MEM_PTR (for module) / MEM_PTR_A (for testbench) |                      |                             |                 |                              |
| Define port&array      | MEM_DEF_1                                        | MEM_DEF_1_E          | MEM_DEF_1R                  | MEM_DEF_1R_E    | MEM_DEF_1W                   |
| Initialize port name   | MEM_ININM_1                                      | MEM_ININM_1_E        | MEM_ININM_1R                | MEM_ININM_1R_E  | MEM_ININM_1W                 |
| Initialize value       | MEM_INIVAL_1[(*1)]                               | MEM_INIVAL_1_E[(*1)] | MEM_INIVAL_1R               | MEM_INIVAL_1R_E | MEM_INIVAL_1W                |
| Negate enable          | MEM_NEG_1                                        | MEM_NEG_1_E          | -                           | MEM_NEG_1R_E    | MEM_NEG_1W                   |
| Register Pipe function | MEM_PIPE_CTOR                                    |                      | MEM_PIPE_2R_CTOR            |                 | MEM_PIPE_CTOR                |
| Define Pipe function   | MEM_PIPE                                         |                      | MEM_PIPE_2R                 |                 | MEM_PIPE                     |
| Request function       | MEM_REQ_1[(*2)]                                  | MEM_REQ_1_E[(*2)]    | MEM_REQ_1R                  | MEM_REQ_1R_E    | -                            |
| Read function          | MEM_RD_1                                         |                      | MEM_RD_1R                   |                 | -                            |
| Write function         | MEM_WR_1[(*1)]                                   | MEM_WR_1_E[(*1)]     | -                           |                 | MEM_WR_1                     |

(\*1) [\_NOWD] when specify “-nowd” option, [\_NOAD] when specify “-noad” option, [\_NOAW] when specify “-nowd” option and “-noad” option

(\*2) [\_NOAD] when specify “-noad” option

**Single port memory (rw1, rw1:r, rw1:w) and dual port memory (rw2:a, rw2:b) of only port access (-ponly is specified)**

| Memory type          | Single port and dual port<br>(rw1, rw2:a, rw2:b) |                        | Single port read<br>(rw1:r) |                   | Single port write<br>(rw1:w) |
|----------------------|--------------------------------------------------|------------------------|-----------------------------|-------------------|------------------------------|
| Enable generation    | without -cs                                      | with -cs               | without -re                 | with -re          | without -cs                  |
| Memory pointer       | None (for module) / MEM_PTR_A (for testbench)    |                        |                             |                   |                              |
| Define port&array    | MEM_DEF_1_P                                      | MEM_DEF_1_E_P          | MEM_DEF_1R_P                | MEM_DEF_1R_E_P    | MEM_DEF_1W_P                 |
| Initialize port name | MEM_ININM_1_P                                    | MEM_ININM_1_E_P        | MEM_ININM_1R_P              | MEM_ININM_1R_E_P  | MEM_ININM_1W_P               |
| Initialize value     | MEM_INIVAL_1[(*1)]_P                             | MEM_INIVAL_1_E[(*1)]_P | MEM_INIVAL_1R_P             | MEM_INIVAL_1R_E_P | MEM_INIVAL_1W_P              |
| Negate enable        | MEM_NEG_1_P                                      | MEM_NEG_1_E_P          | -                           | MEM_NEG_1R_E_P    | MEM_NEG_1W_P                 |
| Request function     | MEM_REQ_1[(*2)]_P                                | MEM_REQ_1_E[(*2)]_P    | MEM_REQ_1R_P                | MEM_REQ_1R_E_P    | -                            |
| Read function        | MEM_RD_1_P                                       |                        | MEM_RD_1R_P                 |                   | -                            |
| Write function       | MEM_WR_1[(*1)]_P                                 | MEM_WR_1_E[(*1)]_P     | -                           |                   | MEM_WR_1_P                   |

(\*1) [\_NOWD] when specify “-nowd” option, [\_NOAD] when specify “-noad” option, [\_NOAW] when specify “-nowd” option and “-noad” option

(\*2) [\_NOAD] when specify “-noad” option

All macro functions are described in ssgenlib.h that is the library header of ssgen. Please refer to Chapter 9 for details of each macro function.

## 8.2 Example of output file of hierarchy generation mode


Here shows the SystemC description, the OSCI-Sim script, the VCS-MX script, the IES script, and the CtoS script of module test\_top generated from hierarchy definition file test\_top.in. The execution of ssgen is

```
%s> ssgen.pl -in test_top.in -mem -osci -vcs -ies -ctos
```

Though testbench and memory model are generated, the explanation is omitted because it is similar to module generation mode (Only think test\_top hierarchy to be DUT) .

Moreover, in hierarchy generation mode, a module definition file equivalent to module test\_top is generated, shows it also.

In this example, the following hierarchy definition file (test\_top.in) and two module definition files (test1.in, test2.in) as lower hierarchy are used.





## 8.2.1 SystemC description of hierarchy module

Here shows SystemC description of Hierarchy module (test\_top.h/test\_top.cpp) generated from hierarchy definition file test\_top.in.

### test\_top.h (1/2)

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
#ifdef TEST_TOP_H
#define TEST_TOP_H

#include <systemc.h>
#include "ssgenlib.h"
#include "test1.h"
#include "test2.h"

SC_MODULE(test_top) {
    sc_in < bool > clk1;
    sc_in < bool > clk2;
    sc_in < bool > rst_n;
    sc_in < sc_uint<8> > inport;
    sc_out < sc_uint<8> > tap_out;
    sc_out < sc_uint<8> > outport;

    MEM_DEF_2R_E(ram1, sc_uint<8>, 7, 1, , , ra1, rd1, re1)
    MEM_DEF_2Wram1, sc_uint<8>, 7, 1, , wa1, wd1, we1, cs1)

    sc_signal < sc_uint<8> > dsig1;

    test1 test1_ins;
    test2 test2_ins;

    SC_CTOR(test_top)
    {
        clk1("clk1")
        , clk2("clk2")
        , rst_n("rst_n")
        , inport("inport")
        , tap_out("tap_out")
        , outport("outport")
        , MEM_ININM_2R_E(ram1, , , ra1, rd1, re1)
        , MEM_ININM_2W_E(ram1, , wa1, wd1, we1, cs1)
        , dsig1("dsig1")
        , test1_ins("test1_ins")
        , test2_ins("test2_ins")

        {
            test1_ins.clk1(clk1);
            test1_ins.rst_n(rst_n);
            test1_ins.din(inport);
            test1_ins.dsig1(dsig1);
            test1_ins.dout(tap_out);

#ifdef MEM_MODEL
            test1_ins.ram1_ra1(ram1_ra1);
            test1_ins.ram1_rd1(ram1_rd1);
            test1_ins.ram1_re1(ram1_re1);
#endif
        }
    }
};
```

Include guard  
Macroname = Modulename(Capital letter)\_H

Include header file of internal module

In/out port pulled out from internal module

Memory port/array definition  
test1 makes read access to ram1  
test2 makes write access to ram2

Connection signal from test1 to test2

Instances of internal modules

Port and signal name, instance name initialization

Macro for memory port name initialization

Signal connections with test1 module

Signal connections with test1 module for 2 port memory read

<continue to next page>

## test\_top.h (2/E)

```

test2_ins.clk2(clk2);
test2_ins.rst_n(rst_n);
test2_ins.dsig1(dsig1);
test2_ins.din(tap_out);
test2_ins.dout(outputport);
#ifdef MEM_MODEL
test2_ins.ram1_wa1(ram1_wa1);
test2_ins.ram1_wd1(ram1_wd1);
test2_ins.ram1_we1(ram1_we1);
test2_ins.ram1_cs1(ram1_cs1);
#endif

#if !defined(__CTOS__) && !defined(CALYPTO_SYSC)
void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk1, nm + ".clk1");
        sc_trace(tf, clk2, nm + ".clk2");
        sc_trace(tf, rst_n, nm + ".rst_n");
        sc_trace(tf, inport, nm + ".inport");
        sc_trace(tf, tap_out, nm + ".tap_out");
        sc_trace(tf, outputport, nm + ".outputport");
        sc_trace(tf, dsig1, nm + ".dsig1");
#ifdef MEM_MODEL
        sc_trace(tf, ram1_ra1, nm + ".ram1_ra1");
        sc_trace(tf, ram1_rd1, nm + ".ram1_rd1");
        sc_trace(tf, ram1_re1, nm + ".ram1_re1");
#endif
#ifdef MEM_MODEL
        sc_trace(tf, ram1_wa1, nm + ".ram1_wa1");
        sc_trace(tf, ram1_wd1, nm + ".ram1_wd1");
        sc_trace(tf, ram1_we1, nm + ".ram1_we1");
        sc_trace(tf, ram1_cs1, nm + ".ram1_cs1");
#endif
        test1_ins.vcd_trace(tf, depth-1);
        test2_ins.vcd_trace(tf, depth-1);
    }
}
#endif // !defined(__CTOS__) && !defined(CALYPTO_SYSC)
};

#ifdef __CTOS__
SC_MODULE_EXPORT(test_top);
#endif

#endif // TEST_TOP_H

```

Signal connections with test2 module

Signal connections with test2 module for 2 port memory write

Description of wave dump for port and signal

Description of wave dump for memory port

Call wave dump function of lower hierarchy

Necessary description for CtoS execution

## test\_top.cpp

```

//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
// test_top.cpp
#include "test_top.h"

```

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 91/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## 8.2.2 testbench description

tb\_test\_top.h, tb\_test\_top.cpp and main\_test\_top.cpp are generated as testbench file from hierarchy definition file test\_top.in. In this example, because clock of test1 (clk1) has different name with clock of test2 (clk2), two clock generation descriptions are generated in testbench while 2 clocks are connected to shared memory (ram1). Here shows clock generation description, memory model instantiation and port connections of memory model.

### main\_test\_top.cpp

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
// main_test_top.cpp
#include "test_top.h"
#include "tb_test_top.h"
#include "mem_r1w1_2clk.h"

sc_uint<8> *ptr_ram1;

int sc_main(int argc, char *argv[]) {
    <omitted>
    sc_set_time_resolution(1, SC_PS);
    sc_clock clk("clk1", clk1_period, SC_NS);
    sc_clock clk("clk2", clk2_period, SC_NS);

    printf("clk1: %d ns (you can change this clock period by %s--clk1 PERIOD%s)\n", clk1_period);
    printf("clk2: %d ns (you can change this clock period by %s--clk2 PERIOD%s)\n", clk2_period);

    ptr_ram1 = new sc_uint<8> [128];

    test_top test_top0("test_top0");
    tb_test_top tb_test_top0("tb_test_top0");

#ifdef MEM_MODEL
    mem_r1w1_2clk<sc_uint<7>, sc_uint<8>, 1, 1, 1, 1, 128> ram1("ram1", ptr_ram1, 0);
#endif
    <omitted>
#ifdef MEM_MODEL
    ram1.rclk(clk1);
    ram1.wclk(clk2);
    ram1.wa1(ram1_wa1);
    ram1.wd1(ram1_wd1);
    ram1.we1(ram1_we1);
    ram1.cs1(ram1_cs1);
    ram1.ra1(ram1_ra1);
    ram1.rd1(ram1_rd1);
    ram1.re1(ram1_re1);
#endif
    <omitted>
    return 0;
}
```

Include memory model  
• mem\_r1w1\_2clk.h : 2port memory model with 2 clock

Declaration of memory array pointer (shared memory)

2 clock generation

module instantiation

Signal connections with 2port memory

Instantiation of memory model  
(only when \_MEM\_MODEL macro is specified)  
mem\_r1w1\_2clk : 2 port memory with 2 clock  
memory model template argument is:  
<bit width of address, bit width of data,  
latency, we level, cs level, re level,  
number of words>

### 8.2.3 memory model

Here shows 2port memory model with 2 clock (mem\_r1w1\_2clk.h) generated with the specification of the command line option "- mem" when ssgen is executed. This model has read access thread and write access thread respectively, because clock of read access is different to clock of write access. Thus, this model cannot detect conflict access between read and write.

#### mem\_r1w1\_2clk.h (1/5)

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
#ifndef MEM_R1W1_2CLK_H
#define MEM_R1W1_2CLK_H

template <typename T_ADDR, typename T_DATA, int T_LAT=1, int T_ACTW=1, int T_ACTC=T_ACTW, int T_ACTR=T_ACTW,
          int T_WORD=0>
class mem_r1w1_2clk : public sc_module {
public:
    sc_in<bool> rclk;
    sc_in<bool> wclk;
    sc_in<T_ADDR> wa1;
    sc_in<T_DATA> wd1;
    sc_in<bool> we1;
    sc_in<bool> cs1;
    sc_in<T_ADDR> ra1;
    sc_out<T_DATA> rd1;
    sc_in<bool> re1;
    sc_signal<T_ADDR> reg_wa[T_LAT];
    sc_signal<T_DATA> reg_wd[T_LAT];
    sc_signal<bool> reg_we[T_LAT];
    sc_signal<bool> reg_cs[T_LAT];
    sc_signal<T_ADDR> reg_ra[T_LAT];
    sc_signal<bool> reg_re[T_LAT];

    T_DATA* ptr_mem;

    SC_HAS_PROCESS(mem_r1w1_2clk);

<continue to next page>
```

2 clocks

Class template arguments:

T\_ADDR: data type of address

T\_DATA: data type of data

T\_LAT: latency (1~4)

T\_ACTW: level of write enable (1 or 0)

T\_ACTC: level of chip select (1 or 0)

T\_ACTR: level of read enable (1 or 0)

T\_WORD: number of words

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 93/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## mem\_r1w1\_2clk.h (2/5)

```

mem_r1w1_2clk(sc_module_name nm, T_DATA* ptr, int init = 0)
: sc_module(nm)
, rclk("rclk")
, wclk("wclk")
, wa1("wa1")
, wd1("wd1")
, we1("we1")
, cs1("cs1")
, ra1("ra1")
, rd1("rd1")
, re1("re1")
, ptr_mem(ptr)
{
    if (T_LAT < 1 || T_LAT > 4) {
        cout << "memory latency must be from 1 to 4." << endl;
        sc_assert(1);
        exit(0);
    }

    T_DATA val = 0;
    int wid = val.length();
    int num = (wid + 15) >> 4;
    if (init > 0) {
        val = get_init(num, init);
    }
    for (int i = 0; i < T_WORD; i++) {
        if (init == -1) {
            val = get_init(num, init);
        }
        ptr_mem[i] = val;
    }

    SC_CTHREAD(thread_read, rclk.pos());
    SC_CTHREAD(thread_write, wclk.pos());
}

```

2 threads

```

T_DATA get_init(int num, int init) {
#ifdef _USE_AC
#define DATA16 sc_buint<16>
#else
#define DATA16 ac_int<16, false>
#endif
    T_DATA result = 0;
    DATA16 part;
    for (int i = 0; i < num; i++) {
        if (init == -1) {
            part = (DATA16)rand();
        }
        else {
            part = (DATA16)init;
        }

        if (i == 0) {
            result = part;
        }
        else {
            result = result | ((T_DATA)part << (16*i));
        }
    }
    return result;
}

```

<continue to next page>

### mem\_r1w1\_2clk.h (3/5)

```

void thread_read() {
    rd1.write(0);
    for (int i = 0; i < T_LAT; i++) {
        reg_ra[i].write(0);
        reg_re[i].write(!T_ACTR);
    }
    wait();
    while (1) {
        if (T_LAT == 1) {
            if (T_WORD != 0) {
                if (ra1.read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Read access over size: "
                        << name() << "'s address = " << ra1.read() << endl;
                    sc_stop();
                    wait();
                }
            }
            if (re1.read() == T_ACTR) {
                rd1.write(ptr_mem[(int)ra1.read()]);
            }
        }
        else {
            reg_ra[T_LAT-2].write(ra1.read());
            reg_re[T_LAT-2].write(re1.read());

            for (int i = 0; i < T_LAT-2; i++) {
                reg_ra[i].write(reg_ra[i+1].read());
                reg_re[i].write(reg_re[i+1].read());
            }

            if (T_WORD != 0) {
                if (reg_ra[0].read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Read access over size: "
                        << name() << "'s address = " << reg_ra[0].read() << endl;
                    sc_stop();
                    wait();
                }
            }

            if (reg_re[0].read() == T_ACTR) {
                rd1.write(ptr_mem[(int)reg_ra[0].read()]);
            }
        }
    }
    wait();
}
}

```

Read access thread

If you don't expect to store previous value of read data, please add the following code after while(1) `rd1.write( get_init(1, -1) );`

Out of bounds check for number of words

When latency is 1

Read access

When latency is between 2 and 4

Out of bounds check for number of words

Read access

<continue to next page>

## mem\_r1w1\_2clk.h (4/5)

```

void thread_write() {
    for (int i = 0; i < T_LAT; i++) {
        reg_wa[i].write(0);
        reg_wd[i].write(0);
        reg_we[i].write(!T_ACTW);
        reg_cs[i].write(!T_ACTC);
    }
    wait();
    while (1) {
        if (T_LAT == 1) {
            if (T_WORD != 0) {
                if (wa1.read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Write access over size: "
                        << name() << "'s address = " << wa1.read() << endl;
                    sc_stop();
                    wait();
                }
            }

            if (we1.read() == T_ACTW && cs1.read() == T_ACTC) {
                ptr_mem[(int)wa1.read()] = wd1.read();
            }
        }
        else {
            reg_wa[T_LAT-2].write(wa1.read());
            reg_wd[T_LAT-2].write(wd1.read());
            reg_we[T_LAT-2].write(we1.read());
            reg_cs[T_LAT-2].write(cs1.read());

            for (int i = 0; i < T_LAT-2; i++) {
                reg_wa[i].write(reg_wa[i+1].read());
                reg_wd[i].write(reg_wd[i+1].read());
                reg_we[i].write(reg_we[i+1].read());
                reg_cs[i].write(reg_cs[i+1].read());
            }

            if (T_WORD != 0) {
                if (reg_wa[0].read() >= T_WORD) {
                    cout << "[Error @" << sc_time_stamp()
                        << "]" Write access over size: "
                        << name() << "'s address = " << reg_wa[0].read() << endl;
                    sc_stop();
                    wait();
                }
            }

            if (reg_we[0].read() == T_ACTW && reg_cs[0].read() == T_ACTC) {
                ptr_mem[(int)reg_wa[0].read()] = reg_wd[0].read();
            }
        }
        wait();
    }
}

```

Write access thread

When latency is 1

Out of bounds check for number of words

Write access

When latency is between 2 and 4

Out of bounds check for number of words

Write access

<continue to next page>

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 96/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## mem\_r1w1\_2clk.h (5/E)

```

void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, rclk, nm + ".rclk");
        sc_trace(tf, wclk, nm + ".wclk");
        sc_trace(tf, wa1, nm + ".wa1");
        sc_trace(tf, wd1, nm + ".wd1");
        sc_trace(tf, we1, nm + ".we1");
        sc_trace(tf, cs1, nm + ".cs1");
        sc_trace(tf, ra1, nm + ".ra1");
        sc_trace(tf, rd1, nm + ".rd1");
        sc_trace(tf, re1, nm + ".re1");
    }
}

};

#endif // MEM_R1W1_2CLK_H

```

Description of wave dump  
for all memory ports



|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 97/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## 8.2.4 Simulation execution script

Here shows the simulation execution script generated with the specification of command line option "-osci", "-vcs", and "-ies" when ssgen is executed. Makefile, Makefile.defs and run\_gcc.csh are generated by specifying "-osci". run\_vcs.csh, vcs\_lsfsh\_sc, vcs\_lsfsh\_rtl, test\_top\_vcs.map and vpd.ucli are generated by specifying "-vcs". And run\_ies.csh, ncverilog\_lsfsh\_sc, ncverilog\_lsfsh\_rtl, test\_top\_ies.map and probe.tcl are generated by specifying "-ies".

### •OSCI-Sim

Execution method

```
%s> run_gcc.csh
```

#### run\_gcc.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
make
run.exe ${*}
```

You can specify command line option for simulation

#### Makefile

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
TARGET_ARCH = linux
CC          = g++
OPT          = -m32 -Wall
## please add your include header path to USRDIR, if any
USRDIR      = -I/common/appl/Renesas/SystemC/utility/ssgen
MACRO       = -D_DEBUG_SIM -D_OSCI -D_MEM_MODEL
#GCOV       = -fprofile-arcs -ftest-coverage
CFLAGS      = $(OPT) $(MACRO) $(GCOV)

MODULE = run
SRCS   := $(wildcard *.cpp)

include ./Makefile.defs
```

Please set the include path when there is an include file needed when compiling

## Makefile.defs

```

#####
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
#####
SYSTEMC = /common/appl/Renesas/SystemC/SystemC-2.2

INCDIR = -I. -I$(SYSTEMC)/include
LIBDIR = -L. -L$(SYSTEMC)/lib-$(TARGET_ARCH)

LIBS = -lm $(EXTRA_LIBS) -lsystemc
OBJDIR = obj

OBJS := $(SRCS:.cpp=.o)
OBJS := $(addprefix obj/, $(notdir $(OBJS)))

EXE = $(MODULE).exe

.SUFFIXES: .cpp .o .x .exe

default : $(OBJDIR) $(EXE)

$(OBJDIR):
    @mkdir -p $@

$(EXE): $(OBJS)
    $(CC) $(CFLAGS) $(INCDIR) $(USRDIR) $(LIBDIR) -o $@ $(OBJS) $(LIBS) 2>&1 | c++filt

$(OBJDIR)/%.o: %.cpp
    $(CC) $(CFLAGS) $(INCDIR) $(USRDIR) -c $< -o $@

clean::
    rm -f $(OBJS) *~ $(EXE) core

ultraclean: clean
    rm -f Makefile.deps

Makefile.deps:
    $(CC) $(CFLAGS) $(INCDIR) $(USRDIR) -M $(SRCS) >> Makefile.deps

-include Makefile.deps

```

Although there is no necessity for modify this file basically, if you need to change the path of SystemC package or g++ version(default is v4.1.2), please modify.

Use SystemC 2.2 of REL-EWS by default  
It is possible to change path of SystemC by env\_systemc command.

|              |   |   |                                                       |     |            |
|--------------|---|---|-------------------------------------------------------|-----|------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 99/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |            |

## •VCS-MX

### Execution method

%s> ln -s vcs\_1sfsh\_sc vcs\_1sfsh // When SystemC model simulation

%s> ln -s vcs\_1sfsh\_rtl vcs\_1sfsh // When synthesized RTL simulation

%s> run\_vcs.sh

### run\_vcs.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/vcs_mx.CSHRC.2011.12-sp1-1
bs -M 500 -os RHEL5 vcs_1sfsh
```

Use VCS-MX 2011.12 by default  
It is possible to change VCS-MX setting by env\_vcs command.

It is possible to customize memory size and OS name of bs command by "-vcs" option  
(In default, memory size is 500 and OS name is RHEL5)

### vcs\_1sfsh\_sc (for SystemC Simulation)

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
set VG_GNU_PACKAGE = /common/appl/Synopsys/vg_gnu_package/2011.12/linux
source ${VG_GNU_PACKAGE}/source_me_gcc4_32.csh

rm -rf AN.DB DVEfiles csrc simv.daidir simv.vdb simv.X_dummy2.v

## please add your include header path to "-I", if any
## please add sub module file, if any
syscan -sysc=2.2 -cpp g++ -cc gcc ¥
-cflags "-I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_MODEL -D_DEBUG_SIM" ¥
# -cflags "-fprofile-arcs -ftest-coverage" ¥
*.cpp

vcs -sysc=2.2 -timescale=1ns/1ps -cpp g++ -cc gcc ¥
-ldflags "" ¥
# -ldflags "-fprofile-arcs -ftest-coverage" ¥
# -debug_pp ¥

simv ¥
# -ucli -ucli2Proc -do vpd.ucli -systemcrun arg

#gcov -o csrc/sysc XXX.cpp > XXX_gcov.log
```

Use g++ v4.2.2 by default  
It is possible to change g++ setting by env\_vcs\_gcc command.

Please set the include path when there is an include file needed when compiling

Necessary for gcov code coverage

Necessary for VPD file dump

Use for getting report of gcov code coverage

When you get VPD file dump, "-ucli -ucli2Proc -do vpd.ucli" should be specified. However, the only port/signal whose name is initialized in constructor is correctly displayed by DVE  
When you want to give command argument (ex. -vcd 1), please specify it after "-systemcrun"

|              |                                                       |   |      |     |             |
|--------------|-------------------------------------------------------|---|------|-----|-------------|
| Confidential | -                                                     | - | Rev. | 1.8 | 100/125Page |
| -            | High-Level design supporting tool ssgen user's manual |   |      |     | e           |

## vcs\_Isfsh\_rtl (for synthesized RTL simulation)

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
set VG_GNU_PACKAGE = /common/appl/Synopsys/vg_gnu_package/2011.12/linux
source ${VG_GNU_PACKAGE}/source_me_gcc4_32.csh

rm -rf AN.DB DVEfiles csrc simv.daidir simv.vdb simv.X_dummy2.v
if ( -e test_top.h ) mv test_top.h test_top.h.t
if ( -e test_top.cpp ) mv test_top.cpp test_top.cpp.t

vlogan -sysc=2.2 +v2k test_top.v -sc_model test_top -sc_portmap test_top_vcs.map
## please add sub module file, if any
vlogan +v2k test1.v test2.v
## please add your include header path to "-I", if any
syscan -sysc=2.2 -cpp g++ -cc gcc ¥
-cflags "-I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM
*.cpp

vcs -sysc=2.2 -timescale=1ns/1ps -cpp g++ -cc gcc ¥
+warn=noSC-TCMM-V5 ¥
-ldflags "" ¥
# -debug_pp

simv ¥
# -ucli -ucli2Proc -do vpd.ucli -systemcrun arg

if ( -e test_top.h.t ) mv test_top.h.t test_top.h
if ( -e test_top.cpp.t ) mv test_top.cpp.t test_top.cpp
```

Use g++ v4.2.2 by default  
It is possible to change g++ setting by  
env\_vcs\_gcc command.

Specify map file of CoSim

Modules under one from top hierarchy  
(test1.v, test2.v) are included as compile  
target at first. If there also exist modules  
lower than them, please add the files manually.

Necessary for VPD file dump

When you get VPD file dump, "-ucli -ucli2Proc  
-do vpd.ucli" should be specified.  
When you want to give command argument,  
please specify it after "-systemcrun"

## test\_top\_vcs.map (Map file for CoSim)

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
clk1 1 bit sc_clock
clk2 1 bit sc_clock
rst_n 1 bit bool
inport 8 bitvector sc_uint
tap_out 8 bitvector sc_uint
outport 8 bitvector sc_uint
ram1_ra1 7 bitvector sc_uint
ram1_rd1 8 bitvector sc_uint
ram1_re1 1 bit bool
ram1_wa1 7 bitvector sc_uint
ram1_wd1 8 bitvector sc_uint
ram1_we1 1 bit bool
ram1_cs1 1 bit bool
```

This file is necessary for doing CoSim  
with synthesized RTL  
File name is *modulename\_vcs.map*

## vpd.ucli

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
synopsys::scope .
set filename dump.vpd
set fid [synopsys::dump -file $filename -type VPD]
synopsys::dump -add "." -depth 0 -fid $fid
puts "==== Waveform file generation is enabled ( $filename ) ====="
synopsys::run
```

This file is necessary for VPD file  
dump  
Dump file name is dump.vpd

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 101/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     | e           |

## •IES

### Execution method

%s> ln -s ncverilog\_lsfsch\_sc ncverilog\_lsfsch // When SystemC model simulation

%s> ln -s ncverilog\_lsfsch\_rtl ncverilog\_lsfsch // When synthesized RTL simulation

%s> run\_ies.csh

### run\_ies.csh

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
source /common/appl/dotfiles/cadence.CSHRC_ius12.10s004
bs -M 500 -os RHEL5 ncverilog_lsfsch
```

Use IES 12.10 by default  
It is possible to change IES setting by  
env\_ies command.

It is possible to customize memory size and OS name  
of bs command by "-ies" option  
(In default, memory size is 500 and OS name is RHEL5)

### ncverilog\_lsfsch\_sc (for SystemC simulation)

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
rm -rf INCA_libs irun.log ncsc.log wave.shm

## please add your include header path to "-I", if any
## please add sub module file, if any
irun ¥
  *.cpp ¥
  -sysc ¥
  -sctop sc_main ¥
  -I/common/appl/Renesas/SystemC/utility/ssgen ¥
  -l. ¥
  -D_DEBUG_SIM ¥
  -D_MEM_MODEL ¥
# -Wcxx,-fprofile-arcs,-ftest-coverage ¥
# -Wld,-fprofile-arcs,-ftest-coverage ¥
# +systemc_args+"" ¥
# -access r -input probe.tcl
```

Please set the include path when there is an include  
file needed when compiling

Necessary for gcov code coverage

Use for giving command argument (ex. -vcd 1)

Use for making wave dump(SHM database)  
However, the only port/signal whose name is  
initialized in constructor is correctly  
displayed by simvision

```
#gcov -o INCA_libs/irun.nc/ncsc_run/ncsc_obj XXX.cpp > XXX_gcov.log
```

Use for getting report of gcov code coverage

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 102/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     | e           |

## ncverilog\_Isfsh\_rtl (for synthesized RTL simulation)

```
#!/bin/csh -f
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
rm -rf INCA_libs irun.log ncsc.log wave.shm
if ( -e test_top.h ) mv test_top.h test_top.h.t
if ( -e test_top.cpp ) mv test_top.cpp test_top.cpp.t

## please add sub module file, if any
ncverilog -c test_top.v test1.v test2.v

ncshell -NOCOMPILE ¥
  -import verilog -into systemc test_top -file test_top_ies.map

## please add your include header path to "-I", if any
irun ¥
  *.cpp ¥
  -sysc ¥
  -sctop sc_main ¥
  -timescale 1ps/1ps ¥
  -I/common/appl/Renesas/SystemC/utility/ssgen ¥
  -D_MODE_RTL ¥
  -D_MEM_MODEL ¥
# +systemc_args+" ¥
# -access r -input probe.tcl

if ( -e test_top.h.t ) mv test_top.h.t test_top.h
if ( -e test_top.cpp.t ) mv test_top.cpp.t test_top.cpp
```

Modules under one from top hierarchy (test1.v, test2.v) are included as compile target at first. If there also exist modules lower than them, please add the files manually.

Use for giving command argument (ex. -vcd 1)

Use for making wave dump (SHM database)

## test\_top\_ies.map (Map file for CoSim)

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
-sctype "clk1:bool"
-sctype "clk2:bool"
-sctype "rst_n:bool"
-sctype "inport:sc_uint<8>"
-sctype "tap_out:sc_uint<8>"
-sctype "outport:sc_uint<8>"
-sctype "ram1_ra1:sc_uint<7>"
-sctype "ram1_rd1:sc_uint<8>"
-sctype "ram1_re1:bool"
-sctype "ram1_wa1:sc_uint<7>"
-sctype "ram1_wd1:sc_uint<8>"
-sctype "ram1_we1:bool"
-sctype "ram1_cs1:bool"
```

This file is necessary for doing CoSim with synthesized RTL  
File name is *modulename\_ies.map*

## probe.tcl

```
##=====
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##=====
database -open waves -default
probe -create -all -depth all
run
exit
```

This file is necessary for making wave dump with IES

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 103/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     | e           |

## 8.2.5 CtoS script

Here shows CtoS script (run\_ctos.csh, ctos\_lsfsch, ctos\_test\_top.tcl) generated from hierarchy definition file test\_top.in with the specification of command line option “-ctos” when ssgen is executed. run\_ctos.csh and ctos\_lsfsch are the same file with that of 8.1.5.

### Method of executing CtoS

%s> run\_ctos.csh

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

#### run\_ctos.csh

```
#!/bin/csh -f
#####
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
#####
source /common/appl/dotfiles/cadence.CSHRC_ctos_v14.20-p100
bs -M 500 -os RHEL5 -tool ctos ctos_lsfsch ${*}
```

Use CtoS v14.20 by default  
It is possible to change CtoS setting file by env\_ctos command.

#### ctos\_test\_top.tcl

```
#####
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
#####
# parameters
set PERIOD 5000

# set variables
set NAME test_top
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays

# preparation
new_design $NAME
set_attr source_files "test_top.cpp" [get_design]
set_attr compile_flags " -w -D_MEM_MODEL -I/common/appl/Renesas/SystemC/utility/ssgen -D_CTOS_TOP" [get_design]
set_attr top_module_path $NAME [get_design]
set_attr verilog_rtl_model_suffix "" [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
build

<omitted>

# write files
write_rtl -non_recursive -file ${NAME}.v $MODULE
exit
```

Set \_CTOS\_TOP macro  
(Disable process registration of test1 and test2)

Generate RTL description

|              |   |   |                                                       |     |                  |
|--------------|---|---|-------------------------------------------------------|-----|------------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 104/125Page<br>e |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |                  |

## 8.2.6 module definition file

Here shows module definition file (mod\_test\_top.in) equivalent to test\_top module generated from hierarchy definition file test\_top.in. Please specify this file with sub command in the hierarchy definition file equivalent to upper hierarchy module which has test\_top module as internal module.

### mod\_test\_top.in

```
//=====
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=====
module test_top
  clock clk1
  clock clk2
  areset rst_n neg
  uin8 inport
  uout8 tap_out
  uout8 outport
  umem 8 128 ram1 r1w1:r 1 -re=high -clk=clk1
  umem 8 128 ram1 r1w1:w 1 -cs=high -clk=clk2
endmodule
```

Commands for in/out port pulled out from internal module

Commands for memory access pulled out from internal module

The above module definition file has not both cthread command and method command and is assumed to be used only for hierarchy generation mode (with sub command). So, ssgen detected the following error if you input this file to ssgen.

[E110:mod\_test\_top.in] no SC\_CTHREAD/SC\_METHOD is defined.  
aborted parsing here.



|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 105/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     | e           |

## 9. Macro function for memory access

This chapter picks up some macro functions for memory access and shows the internal implementation. If you would like to confirm all implementation completely, please refer ssgen library file “ssgenlib.h”.

### • Memory pointer

MEM\_PTR[\_A]

```
//-- for testbench
#define MEM_PTR_A(NAME, DTYPE) ¥
extern DTYPE *ptr_##NAME;

//-- for model
#ifndef _MEM_MODEL
#define MEM_PTR(NAME, DTYPE) ¥
extern DTYPE *ptr_##NAME;
#else
#define MEM_PTR(NAME, DTYPE)
#endif
```

Declare extern of pointer when  
\_MEM\_MODEL macro is not specified

### • Define port and array

MEM\_DEF\_{1|2R|2W|1R|1W][\_E][\_P]

The case of MEM\_DEF\_1\_E

```
#ifdef _MEM_MODEL
#define MEM_DEF_1_E(NAME, DTYPE, AWID, LAT, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    sc_out < sc_uint<AWID> > OPRE ## NAME ## _ ## AD1; ¥
    sc_out < DTYPE > OPRE ## NAME ## _ ## WD1; ¥
    sc_out < bool > OPRE ## NAME ## _ ## WE1; ¥
    sc_in < DTYPE > IPRE ##NAME ## _ ## RD1; ¥
    sc_out < bool > OPRE ## NAME ## _ ## CS1;
#else
#define MEM_DEF_1_E(NAME, DTYPE, AWID, LAT, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    sc_signal < sc_uint<AWID> > addr_ ## NAME[LAT+1]; ¥
    sc_signal < DTYPE > data_ ## NAME[LAT+1]; ¥
    sc_signal < bool > rw_ ## NAME[LAT+1]; // 0:R, 1:W
#endif
```

Declare memory ports when  
\_MEM\_MODEL macro is specified

Declare registers for pipeline  
access of memory array when  
\_MEM\_MODEL macro is not  
specified

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 106/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     | e           |

## • Initialize port name

MEM\_ININM\_{1|2R|2W|1R|1W}[\_E][\_P]

The case of MEM\_ININM\_1\_E

```
#define CTOR_NM(nm) nm(#nm)
#ifdef _MEM_MODEL
#define MEM_ININM_1_E(NAME, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    , CTOR_NM(OPRE ## NAME ## _ ## AD1) ¥
    , CTOR_NM(OPRE ## NAME ## _ ## WD1) ¥
    , CTOR_NM(OPRE ## NAME ## _ ## WE1) ¥
    , CTOR_NM(IPRE ## NAME ## _ ## RD1) ¥
    , CTOR_NM(OPRE ## NAME ## _ ## CS1)
#else
#define MEM_ININM_1_E(NAME, PRE, WESUF, CSSUF)
#endif
```

Initialize port name by constructor initializer when \_MEM\_MODEL macro is specified

## • Initialize value

MEM\_INIVAL\_{1|2R|2W|1R|1W}[\_E][\_NOWD][\_NOAD][\_NOAW][\_P]

The case of MEM\_INIVAL\_1\_E

```
#ifdef _MEM_MODEL
#define MEM_INIVAL_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(0); ¥
    OPRE ## NAME ## _ ## WD1 .write(0); ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_INIVAL_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(0); ¥
    data_ ## NAME[0].write(0); ¥
    rw_ ## NAME[0].write(0);
#endif
```

Initialize port value when \_MEM\_MODEL macro is specified

Initialize pipeline register value when \_MEM\_MODEL macro is specified

The case of MEM\_INIVAL\_1\_E\_NOWD

```
#ifdef _MEM_MODEL
#define MEM_INIVAL_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(0); ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_INIVAL_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(0); ¥
    data_ ## NAME[0].write(0); ¥
    rw_ ## NAME[0].write(0);
#endif
```

No initialization of write data port (WD1)

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 107/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     | e           |

## • Negate enable signal

MEM\_NEG\_{1|2R|2W|1R|1W}[\_E][\_P]

The case of MEM\_NEG\_1\_E

```

#ifdef _MEM_MODEL
#define MEM_NEG_1_E(NAME, OPRE, WEV, CSV, WE1, CS1) ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_NEG_1_E(NAME, OPRE, WEV, CSV, WE1, CS1) ¥
    rw_ ## NAME[0].write(0);
#endif

```

Negate enable signal when  
\_MEM\_MODEL macro is specified

## • Register and Define function for pipeline access to array

MEM\_PIPE[\_2R]\_CTOR

MEM\_PIPE[\_2R]

The case of MEM\_PIPE\_CTOR • MEM\_PIPE

```

#ifndef _MEM_MODEL
#define MEM_PIPE_CTOR(NAME, CLK) ¥
    SC_METHOD(method_ ## NAME ## _pipe); ¥
    sensitive << (CLK).pos();
#define MEM_PIPE(NAME, LAT) ¥
    void method_ ## NAME ## _pipe() { ¥
        if (rw_ ## NAME[LAT].read() == 1) { ¥
            ptr_ ## NAME[(int)addr_ ## NAME[LAT].read()] = data_ ## NAME[LAT].read(); ¥
        } ¥
        for (int i = 0; i < LAT; i++) { ¥
            addr_ ## NAME[i+1].write(addr_ ## NAME[i].read()); ¥
            data_ ## NAME[i+1].write(data_ ## NAME[i].read()); ¥
            rw_ ## NAME[i+1].write(rw_ ## NAME[i].read()); ¥
        } ¥
    }
#else
#define MEM_PIPE_CTOR(NAME, CLK)
#define MEM_PIPE(NAME, LAT)
#endif

```

Register to SC\_METHOD and define  
function when \_MEM\_MODEL macro is  
not defined

Write data to memory array  
based on latency

Shift registers

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 108/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     | e           |

• Read access (Request and Data)

MEM\_REQ\_{1|2|1R}[\_E][\_NOAD][\_P]

MEM\_RD\_{1|2|1R}[\_P]

The case of MEM\_REQ\_1\_E • MEM\_RD\_1

```

#ifdef _MEM_MODEL
#define MEM_REQ_1_E(NAME, OPRE, CSV, AD1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#define MEM_RD_1(NAME, LAT, IPRE, RD1) ¥
    data = IPRE ## NAME ## _ ## RD1 .read();
#else
#define MEM_REQ_1_E(NAME, OPRE, CSV, AD1, CS1) ¥
    addr_ ## NAME[0].write(addr); ¥
    rw_ ## NAME[0].write(0);
#define MEM_RD_1(NAME, LAT, IPRE, RD1) ¥
    data = ptr_ ## NAME[(int)addr_ ## NAME[LAT].read()];
#endif

```

Port access when \_MEM\_MODEL macro is specified

Array access when \_MEM\_MODEL macro is not specified

|              |                                                       |   |      |     |             |
|--------------|-------------------------------------------------------|---|------|-----|-------------|
| Confidential | -                                                     | - | Rev. | 1.8 | 109/125Page |
| -            | High-Level design supporting tool ssген user's manual |   |      |     | e           |

## • Write access

MEM\_WR\_{1|2}[\_E][\_NOWD][\_NOAD][\_NOAW][\_P]

The case of MEM\_WR\_1\_E

```

#ifdef _MEM_MODEL
#define MEM_WR_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
    OPRE ## NAME ## _ ## WD1 .write(data); ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_WR_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(addr); ¥
    data_ ## NAME[0].write(data); ¥
    rw_ ## NAME[0].write(1);
#endif

```

Port access when \_MEM\_MODEL macro is specified

Array access when \_MEM\_MODEL macro is not specified

The case of MEM\_WR\_1\_E\_NOWD

```

#ifdef _MEM_MODEL
#define MEM_WR_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_WR_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(addr); ¥
    data_ ## NAME[0].write(data); ¥
    rw_ ## NAME[0].write(1);
#endif

```

No assignment of write data port (WD1)

## 10. Output Message

This chapter shows output message list of ssgen. The head character of the message number in "No." column indicates the message level. The declared meaning is as follows.

- E: Error (Abort execution)
- W: Warning (Continue execution)
- I: Information (Continue execution)

In "Output condition" column, the bold string means command name of ssgen.

| No.  | Message                                                      | Category          | Output condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------|--------------------------------------------------------------|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E001 | " <i>command</i> " should be set before " <i>module</i> "    | Illegal com order | <b>changelog</b> , <b>style_module</b> , <b>`include</b> , <b>`define</b> , <b>#include</b> , <b>#define</b> , <b>env_systemc</b> , <b>env_vcs</b> , <b>env_ies</b> , <b>env_ctos</b> , <b>env_vcs_gcc</b> , <b>space_indent</b> , <b>mem_suffix</b> , <b>style_alloc</b> , <b>vcd_trace</b> is specified after <b>module</b> in module definition file                                                                                                                                                                                                                                                                                                                                   |
| E002 | " <i>command</i> " should be set after " <i>module</i> "     | Illegal com order | <ul style="list-style-type: none"> <li>• Condition1<br/>When <b>clock</b> is not specified in <b>`include</b> file, <b>clock</b> is specified before <b>module</b> in module definition file</li> <li>• Condition2<br/>When <b>clock</b> is specified in <b>`include</b> file, <b>areset</b>, <b>sreset</b>, <b>soft_reset</b>, <b>{u}s</b>inN, <b>{u}s</b>outN, <b>{u}s</b>regN, <b>{u}s</b>varN, <b>[u]char</b>/<b>[u]short</b>/<b>[u]int</b>, <b>{u}s</b>evN, <b>{u}s</b>mem, <b>method</b>, <b>func</b>, <b>free area</b>, <b>`ifdef</b>/<b>else</b>/<b>endif</b>, <b>#ifdef</b>/<b>#endif</b>, <b>cthread</b> is specified before <b>module</b> in module definition file</li> </ul> |
| E006 | " <i>command</i> " should be set before " <i>top</i> "       | Illegal com order | <b>changelog</b> , <b>style_module</b> , <b>env_systemc</b> , <b>env_vcs</b> , <b>env_ies</b> , <b>env_ctos</b> , <b>env_vcs_gcc</b> , <b>space_indent</b> , <b>mem_suffix</b> , <b>style_alloc</b> , <b>vcd_trace</b> , <b>`include</b> is specified after <b>top</b> in hierarchy definition file                                                                                                                                                                                                                                                                                                                                                                                       |
| E007 | sub should be set after " <i>top</i> "                       | Illegal com order | <b>sub</b> is specified before <b>top</b> in hierarchy definition file                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| E008 | " <i>command</i> " should be set after " <i>sub</i> "        | Illegal com order | <b>bind</b> , <b>tap</b> , <b>`ifdef</b> is specified before 1 <sup>st</sup> <b>sub</b> in hierarchy definition file                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| E010 | not support nesting with " <i>#ifdef</i> "                   | Illegal com order | <b>`ifdef</b> / <b>#ifdef</b> is described inside <b>#ifdef</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| E011 | " <i>command</i> " should be set after " <i>`ifdef</i> "     | Illegal com order | <b>`else</b> / <b>endif</b> is specified before <b>`ifdef</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| E012 | " <i>`endif</i> " should be set                              | Illegal com order | <b>`endif</b> is not specified                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| E013 | " <i>command</i> " should not be set in " <i>TESTBENCH</i> " | Illegal com order | A command except <b>{u}s</b> regN, <b>{u}s</b> varN, <b>[u]char</b> / <b>[u]short</b> / <b>[u]int</b> , <b>func</b> , <b>free area</b> is specified inside <b>TESTBENCH</b> macro                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 111/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| No.  | Message                                          | Category          | Output condition                                                                                                                                                                                                          |
|------|--------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E014 | "#endif" should be set after "#ifdef"            | Illegal com order | <b>#endif</b> is specified before <b>#ifdef</b>                                                                                                                                                                           |
| E015 | "#endif" should be set                           | Illegal com order | <b>#endif</b> is not specified                                                                                                                                                                                            |
| E016 | "command" should not be set in "#ifdef macro"    | Illegal com order | A command except {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, func, free area is specified inside _DEBUG* macro                                                                                                         |
| E017 | "!--" should not be set with another word        | Illegal com order | "!--" and "--!" are specified in same line                                                                                                                                                                                |
| E018 | "--!" should be set after "!--"                  | Illegal com order | "--!" is specified before "!--"                                                                                                                                                                                           |
| E019 | "--!" should be set                              | Illegal com order | "--!" is not specified                                                                                                                                                                                                    |
| E020 | "command" should be set in "TESTBENCH"           | Illegal com order | {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, func, free area is specified outside TESTBENCH macro in hierarchy definition file                                                                                          |
| E021 | "command" should not be set in "macroname" macro | Illegal com order | A command except areset, sreset, soft_reset, {u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN, [u]char, [u]short, [u]int, {u}s}evN, {u}s}mem, method, func, free area is specified inside `ifdef macro (except `ifdef TESTBENCH) |
| E022 | sub should be set before "bind/tap`ifdef"        | Illegal com order | 2nd <b>sub</b> is specified after <b>bind/tap`ifdef</b> in hierarchy definition file                                                                                                                                      |
| E023 | "command" should not be set in "_SLEC_BBOX"      | Illegal com order | A command except {u}s}inN, {u}s}outN is specified inside _SLEC_BBOX macro                                                                                                                                                 |
| E024 | "`else" is set multiple times                    | Illegal com order | <b>`else</b> is specified multiple times in one `ifdef branch                                                                                                                                                             |
| E025 | not support "`ifndef TESTBENCH" macro            | Illegal com order | TESTBENCH is specified to <b>`ifndef</b>                                                                                                                                                                                  |
| E026 | not support "TESTBENCH" macro in "`if" command   | Illegal com order | TESTBENCH is specified to <b>`if</b>                                                                                                                                                                                      |
| E101 | "command" multiple settings [file : line]        | Illegal com num   | <b>style_module, module, top, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc, space_indent, mem_suffix, style_alloc, vcd_trace</b> is specified multi times                                                         |
| E102 | not support more than 1 level nesting            | Illegal com num   | <b>`include</b> is specified in <b>`include</b> file or <b>-include</b> file                                                                                                                                              |
| E103 | "command" should not be set in include file      | Illegal com num   | <b>module, top</b> is specified in <b>`include</b> file                                                                                                                                                                   |
| E104 | no clock is defined                              | Illegal com num   | <b>clock</b> is not specified                                                                                                                                                                                             |
| E105 | not support multiple clock                       | Illegal com num   | <b>clock</b> is specified multi times                                                                                                                                                                                     |
| E106 | areset should be defined only once               | Illegal com num   | <b>areset</b> is specified multi times                                                                                                                                                                                    |
| E107 | only soft_reset is defined as reset              | Illegal com num   | only <b>soft_reset</b> is specified as reset                                                                                                                                                                              |
| E110 | no SC_CTHREAD/SC_METHOD is defined               | Illegal com num   | <b>cthread</b> and <b>method</b> are not specified                                                                                                                                                                        |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 112/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     |             |

| No.  | Message                                                               | Category             | Output condition                                                                                                                                             |
|------|-----------------------------------------------------------------------|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E111 | define 1 "sub" commands or more                                       | Illegal com num      | <b>sub</b> is not specified                                                                                                                                  |
| E112 | "else" should not be set to "ifdef TESTBENCH"                         | Illegal com num      | <b>`else</b> is specified for <b>`ifdef TESTBENCH</b>                                                                                                        |
| E113 | no module is defined                                                  | Illegal com num      | <b>module</b> is not specified                                                                                                                               |
| E114 | sub "subname" in #ifdef must not have output port                     | Illegal com num      | Module which is specified in <b>sub</b> command in <b>#ifdef</b> area has output ports                                                                       |
| E115 | clock/reset/ev/mem should not be set to module with only SC_METHOD    | Illegal com num      | <b>clock, areset, sreset, soft_reset, {u}s}ev, {u}s}mem</b> are specified in module definition file which has no <b>cthread</b>                              |
| E116 | valid SC_CTHREAD must be defined first                                | Illegal com num      | <b>cthread</b> with <b>—dummy</b> option is defined in 1st                                                                                                   |
| E201 | Invalid command "command"                                             | Illegal com format   | Invalid command name is used                                                                                                                                 |
| E202 | "command" has invalid format                                          | Illegal com format   | The number of arguments of the command is illegal                                                                                                            |
| E203 | width should be more than 0                                           | Illegal com format   | bit width of <b>{u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN, {u}s}evN</b> is 0                                                                                 |
| E205 | const should not be set to "command"                                  | Illegal com format   | <b>const</b> is specified with a command except <b>{u}s}varN, [u]char/[u]short/[u]int</b>                                                                    |
| E206 | option (option) is invalid                                            | Illegal com format   | invalid option is specified to <b>{u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN, {u}s}mem, cthread</b>                                  |
| E207 | option (option) is set again                                          | Illegal com format   | same option is specified to <b>{u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN, {u}s}mem, cthread</b> multi times                         |
| E208 | should not set prefix option and iprefix/oprefix at the same time     | Illegal com format   | prefix option and iprefix/oprefix option are specified to <b>{u}s}mem</b> at the same time                                                                   |
| E209 | "macro" is not defined by `define command                             | Illegal com format   | undefined macro is specified to command parameters of <b>{u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN, {u}s}mem and func</b> |
| E210 | It is impossible to calculate constant value in macroname "macro"     | Illegal com format   | constant value cannot be calculated from the contents of <b>`define</b> command.                                                                             |
| E211 | Floating point should not be used in macro definition                 | Illegal com format   | Decimal is specified to <b>`define</b>                                                                                                                       |
| E301 | set sc or c++ to style_module<br>set static or dynamic to style_alloc | Illegal com argument | string except <b>sc/SC/c++/C++</b> is specified to <b>style_module</b> , or string except <b>static/dynamic</b> is specified to <b>style_alloc</b>           |
| E303 | edge type should be "pos" or "neg"                                    | Illegal com argument | string except <b>pos/neg</b> is specified to edge of <b>areset/sreset/soft_reset</b>                                                                         |
| E304 | array element should be more than 0                                   | Illegal com argument | array num of <b>{u}s}in, {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int</b> is 0 or less                                                           |
| E305 | not support 4D array or more array                                    | Illegal com argument | array dimension of <b>{u}s}in, {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN</b> is 4 or more                                           |



|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 113/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| No.  | Message                                                                           | Category             | Output condition                                                                                                                                                                                                                                   |
|------|-----------------------------------------------------------------------------------|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E306 | init value has invalid format                                                     | Illegal com argument | Initial value of {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN is invalid<br>(check only whether a string of initial value has "=")                                                                                           |
| E307 | no initialize ("n") should not be set when you set "const"                        | Illegal com argument | a command with <b>const</b> is specified with 'n' for initial value                                                                                                                                                                                |
| E308 | please use only "_DEBUG*" or "_SLEC_BBOX" for macro                               | Illegal com argument | string except _DEBUG* and _SLEC_BBOX is specified to <b>#ifdef</b>                                                                                                                                                                                 |
| E309 | memory width should be more than 1                                                | Illegal com argument | bit width of {u}s}mem is 1 or less                                                                                                                                                                                                                 |
| E310 | memory size should be more than 1                                                 | Illegal com argument | size of {u}s}mem is 1 or less                                                                                                                                                                                                                      |
| E311 | memory type should be rw1 r1w1:r r1w1:w rw1:r rw1:w                               | Illegal com argument | type of {u}s}mem is not rw1/r1w1:r/r1w1:w/rw1:r rw1:w                                                                                                                                                                                              |
| E312 | {cs re we nowd noad} should be set to memory type {rw1 r1w1:r r1w1:w rw1:r rw1:w} | Illegal com argument | "re" is specified to {u}s}mem when type is "rw1", "cs/we/nowd" is specified when type is r1w1:r, "re" is specified when type is "r1w1:w", "cs/we/nowd"/noad is specified when type is "rw1:r", "re/cs/nowd/noad" is specified when type is "rw1:w" |
| E313 | memory latency should be between 1 and 4                                          | Illegal com argument | latency of {u}s}mem is not between 1 and 4                                                                                                                                                                                                         |
| E314 | memory prefix is invalid                                                          | Illegal com argument | prefix of {u}s}mem is empty string or string with '_' as head character, sc_(SC_), MEM_, ssgen_                                                                                                                                                    |
| E315 | set high or low to active of memory enable                                        | Illegal com argument | active level of cs/re/we of {u}s}mem is not "high" nor "low"                                                                                                                                                                                       |
| E316 | "sensitivity" should be defined as port/signal above this line                    | Illegal com argument | not defined name as port/signal is specified to sensitivity of <b>method</b>                                                                                                                                                                       |
| E317 | "sensitivity" is set to sensitivity list again                                    | Illegal com argument | same port/signal is specified to sensitivity of <b>method</b> multi times                                                                                                                                                                          |
| E318 | not support edge trigger SC_METHOD                                                | Illegal com argument | edge trigger is specified to sensitivity of <b>method</b>                                                                                                                                                                                          |
| E322 | tap target "internalsignal" does not exist [in instance "instancename"]           | Illegal com argument | a signal that is not used in internal module is specified to <b>tap</b> ("instancename" is added to message when it is specified)                                                                                                                  |
| E323 | "internalsignal" is set to tap again                                              | Illegal com argument | same internal signal is specified to <b>tap</b> multi times                                                                                                                                                                                        |
| E325 | set signal name without array element description                                 | Illegal com argument | name with array form is specified to <b>tap/bind</b>                                                                                                                                                                                               |
| E326 | "clockname" does not exist                                                        | Illegal com argument | a clock that does not exist in module is specified to <b>cthread</b>                                                                                                                                                                               |
| E327 | "resetname" does not exist                                                        | Illegal com argument | a reset that does not exist in module is specified to <b>cthread</b>                                                                                                                                                                               |
| E328 | "resetname" is set to reset list again                                            | Illegal com argument | same reset is specified to <b>cthread</b> multi times                                                                                                                                                                                              |
| E329 | "threadname" does not exist                                                       | Illegal com argument | a thread that does not exist in module is specified to th option of {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN, {u}s}mem                                                                                                   |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 114/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     |             |

| No.  | Message                                                                                       | Category             | Output condition                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------|-----------------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E330 | th option should not be set to "command" in TESTBENCH macro                                   | Illegal com argument | In TESTBENCH macro, th option is specified to {u}s}regN, {u}s}varN, [u]char/[u]short/ [u]int                                                                                                                                                                                                                                                                                                                                        |
| E331 | bind target "startsignal/endsignal" does not exist in instance "startinstance/endinstance"    | Illegal com argument | a signal that does not exist in internal module is specified as start point or end point to <b>bind</b>                                                                                                                                                                                                                                                                                                                             |
| E332 | start point "startsignal" is not output port of instance "startinstance"                      | Illegal com argument | a signal that is input port in internal module is specified as start point to <b>bind</b>                                                                                                                                                                                                                                                                                                                                           |
| E333 | end point "endsignal" is not input port of instance "endinstance"                             | Illegal com argument | a signal that is output port in internal module is specified as end point to <b>bind</b>                                                                                                                                                                                                                                                                                                                                            |
| E336 | There is an inappropriate setting in suffix setting "SuffixSettingFile"                       | Illegal com argument | suffix configuration file specified to {u}s}mem or mem_suffix has inappropriate setting.<br><ul style="list-style-type: none"> <li>• a port identifier that does not exist is specified (ex. clk)</li> <li>• a port identifier is specified multi times</li> <li>• same suffix is specified to two or more port identifier</li> <li>• specified suffix has a character other than alphanumeric character and underscore.</li> </ul> |
| E337 | space of indent should be between 1 and 10                                                    | Illegal com argument | 0 or more than 10 is specified to <b>space_indent</b>                                                                                                                                                                                                                                                                                                                                                                               |
| E338 | "threadname" has only soft reset as reset.                                                    | Illegal com argument | asynchronous reset or synchronous reset is not specified to <b>cthread</b> with soft reset.                                                                                                                                                                                                                                                                                                                                         |
| E339 | option "option" should not be set in "#ifdef macro " or "#ifndef TESTBENCH"                   | Mismatch among com   | unsupported option is specified in <b>#ifdef</b> or <b>#ifndef TESTBENCH</b>                                                                                                                                                                                                                                                                                                                                                        |
| E341 | signal of fixed port "signalname" should not be set to tap command                            | Mismatch among com   | fixed port generated by <b>bind</b> is specified to <b>tap</b>                                                                                                                                                                                                                                                                                                                                                                      |
| E342 | not support specifying tap for memory type of rw1:r rw1:w                                     | Mismatch among com   | rw1:1/rw1:w memory is specified to <b>tap</b>                                                                                                                                                                                                                                                                                                                                                                                       |
| E343 | option "-debug_trace" should not set to variable whose width is more than 999                 | Mismatch among com   | -debug_trace is specified to a variable whose width is 1000 or more than                                                                                                                                                                                                                                                                                                                                                            |
| E344 | don't specify 3rd argument of bind command for debug module "instancename" without port fixed | Mismatch among com   | 3rd argument (signal name) of <b>bind</b> command is specified in <b>#ifdef</b> area                                                                                                                                                                                                                                                                                                                                                |
| E345 | set output memory name when specifying memory in "tap"                                        | Mismatch among com   | 2nd argument of <b>tap</b> command is not specified when memory is specified to <b>tap</b>                                                                                                                                                                                                                                                                                                                                          |
| E346 | not specify memory in end point of "bind"                                                     | Mismatch among com   | memory is specified to end point of <b>bind</b>                                                                                                                                                                                                                                                                                                                                                                                     |
| E347 | "commandname" should not be specified to "insert_port"                                        | Mismatch among com   | A command except {u}s}inN, {u}s}outN is specified to <b>insert_port</b>                                                                                                                                                                                                                                                                                                                                                             |
| E348 | specify "ns" or "ps" to -time_unit option                                                     | Mismatch among com   | A character except ns and ps is specified to -time_unit option of <b>clock</b>                                                                                                                                                                                                                                                                                                                                                      |
| E401 | not support multiple access to one memory except for R/W access                               | Mismatch among com   | multi access to same memory except the combination of (r1w1:r & r1w1:w) or (rw1:r & rw1:w) or (rw2:a & rw2:b) is defined                                                                                                                                                                                                                                                                                                            |

|              |                                                       |   |      |     |             |
|--------------|-------------------------------------------------------|---|------|-----|-------------|
| Confidential | -                                                     | - | Rev. | 1.8 | 115/125Page |
| -            | High-Level design supporting tool ssген user's manual |   |      |     |             |

| No.  | Message                                                                             | Category           | Output condition                                                                                                                                                                                                                                                                                                                                                                |
|------|-------------------------------------------------------------------------------------|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E402 | {2port memory single port memory}<br>"name" has incompatible setting between R/W    | Mismatch among com | (r1w1:r & r1w1:w) or (rw1:r & rw1:w) to same memory have mismatch setting as follows<br><ul style="list-style-type: none"> <li>• sign</li> <li>• data width</li> <li>• size</li> <li>• latency</li> <li>• prefix</li> <li>• ponly existence</li> <li>• suffix configuration file</li> <li>• initial value</li> <li>• synchronize clock (only when rw1:r &amp; rw1:w)</li> </ul> |
| E403 | reset signal "name" has incompatible setting in multiple modules                    | Mismatch among com | reset which connects to multiple modules has mismatch setting as follows<br><ul style="list-style-type: none"> <li>• synchronous / asynchronous</li> <li>• active level</li> </ul>                                                                                                                                                                                              |
| E404 | input port "name" has incompatible setting in multiple modules                      | Mismatch among com | input port which connects to multiple modules has mismatch as follows<br><ul style="list-style-type: none"> <li>• sign</li> <li>• bit width</li> <li>• array element</li> </ul>                                                                                                                                                                                                 |
| E405 | signal "name" has incompatible setting between output and input in multiple modules | Mismatch among com | connection signal among internal modules has mismatch<br><ul style="list-style-type: none"> <li>• sign</li> <li>• bit width</li> <li>• array element</li> </ul>                                                                                                                                                                                                                 |
| E406 | signal "name" is driven from multiple modules                                       | Mismatch among com | there are multi same name output ports among internal modules or a signal which is a input port of internal signal is specified as end point of <b>bind</b> multi times                                                                                                                                                                                                         |
| E407 | bind target "startsignal" is connected to multiple signals                          | Mismatch among com | two or more signals have the same start point                                                                                                                                                                                                                                                                                                                                   |
| E408 | signal of fixed port "signalname" should not be same as the other signal            | Mismatch among com | two or more fixed ports generated by <b>bind</b> have the same name                                                                                                                                                                                                                                                                                                             |
| E411 | macro "name" defines the different contents in multiple modules                     | Mismatch among com | define macro has the different contents in multiple modules                                                                                                                                                                                                                                                                                                                     |
| E412 | soft reset "resetname" should not be set to multiple thread                         | Mismatch among com | soft reset is specified to th option of multiple <b>cthread</b> commands                                                                                                                                                                                                                                                                                                        |
| E413 | "resetname" is not set to any threads as reset signal                               | Mismatch among com | reset is not specified to th option of any <b>cthread</b> commands                                                                                                                                                                                                                                                                                                              |
| E414 | not support specifying "rw1:r" and "rw1:w" to one memory in a module                | Mismatch among com | (rw1:r & rw1:w) is set to one memory in one module definition file.                                                                                                                                                                                                                                                                                                             |
| E415 | don't specify sub "subname" inside #ifdef that is specified also outside            | Mismatch among com | Module definition file which is specified in <b>sub</b> command in <b>#ifdef</b> area is also specified in <b>sub</b> command outside <b>#ifdef</b> area                                                                                                                                                                                                                        |
| E416 | port "portname" of "instancename" in #ifdef should be bound to the other port       | Mismatch among com | Port of debug module cannot be bound to the any other ports which are generated in <b>sub</b> commands outside <b>#ifdef</b> area                                                                                                                                                                                                                                               |
| E417 | 2-FF asychronous binding should not be bus signal "signalname"                      | Mismatch among com | Option for single bit asynchronous transfer is specified to bus signal binding                                                                                                                                                                                                                                                                                                  |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 116/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     |             |

| No.  | Message                                                       | Category           | Output condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------|---------------------------------------------------------------|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E418 | Clock is not found in instance " <i>instancename</i> "        | Mismatch among com | There is no <b>clock</b> in the module of start point signal or the module of end point signal in <b>bind</b> command with asynchronous circuit module generation option                                                                                                                                                                                                                                                                                                                                                  |
| E419 | Asynchronous binding should not be used for same clock domain | Mismatch among com | The clock of start module and the clock of end module is the same clock domain in <b>bind</b> command with asynchronous circuit module generation option                                                                                                                                                                                                                                                                                                                                                                  |
| E501 | " <i>name</i> " may be identical with reserved word.          | Illegal name       | name of command argument is identical with reserved word(*1)<br>•target command of module generation mode is: <b>define, #define, module, clock, areset, sreset, soft_reset, {u}s inN, {u}s outN, {u}s regN, {u}s varN, [u]char/[u]short/[u]int, {u}s evN, {u}s mem, cthread, method, name of func</b><br>•target command of hierarchy generation mode is: <b>top</b> , instance name of <b>sub</b> , signal name of <b>bind</b> , output name of <b>tap, {u}s regN, {u}s varN, [u]char/[u]short/[u]int, name of func</b> |
| E502 | " <i>name</i> " violates the naming rule                      | Illegal name       | name of command argument violates the naming rule (*2-1, *2-2)<br>•target command of module generation mode is: <b>#define, module, clock, areset, sreset, soft_reset, {u}s inN, {u}s outN, {u}s regN, {u}s varN, [u]char/[u]short/[u]int, {u}s evN, {u}s mem, cthread, method, name of func</b><br>•target command of hierarchy generation mode is: <b>top</b> , instance name of <b>sub</b> , signal name of <b>bind</b> , output port name of <b>tap, {u}s regN, {u}s varN, [u]char/[u]short/[u]int, name of func</b>  |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 117/125Page |
| -            |   |   | High-Level design supporting tool ssген user's manual |     |             |

| No.  | Message                                                                                                            | Category         | Output condition                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|------|--------------------------------------------------------------------------------------------------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E601 | "name" has been already defined [ <i>file : line</i> ]                                                             | Name overlapping | <p>same name is used for command argument multi times</p> <ul style="list-style-type: none"> <li>target command of module generation mode is: <b>define</b>, <b>#define</b>, <b>module</b>, <b>clock</b>, <b>areset</b>, <b>sreset</b>, <b>soft_reset</b>, {u}s}inN, {u}s}outN, {u}s}regN, {u}s}varN, [u]char/[u]short/[u]int, {u}s}evN, {u}s}mem, <b>cthread</b>, <b>method</b>, name of <b>func</b></li> </ul> <p>however, same name among multi <b>func</b> commands does not become an error.</p> <ul style="list-style-type: none"> <li>target command of hierarchy generation mode is: <b>top</b>, instance name of <b>sub</b>, signal name of <b>bind</b>, output port name of <b>tap</b>, <b>#define</b> of internal modules, <b>module</b> of internal modules, {u}s}mem of internal modules</li> <li>target command for testbench generation is (in `ifdef TESTBENCH macro):<br/><b>{u}s}regN</b>, <b>{u}s}varN</b>, <b>[u]char/[u]short/[u]int</b>, name of <b>func</b><br/>- with commands in `ifdef TESTBENCH, target command in module generation mode is : <b>#define</b>, <b>clock</b>, <b>sreset</b>, <b>areset</b>, {u}s}inN, {u}s}outN, {u}s}mem, thread name (<b>thread_main</b>) of testbench module</li> <li>with commands in `ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is : output name of <b>tap</b>, <b>#define</b> of internal modules, name of input/output port, {u}s}mem of internal modules, thread name (<b>thread_main</b>) of testbench module</li> </ul> |
| E603 | clock and reset have same name "name" in multiple modules                                                          | Name overlapping | clock and reset have same name among multi modules                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| W001 | `define macro name "macroname" is not used                                                                         | Unused com       | <b>`define</b> macro name is not used for <b>`ifdef</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| W002 | SC_CTHREAD "threadname" has no reset process                                                                       | Information      | "n" is specified to th option of <b>cthread</b> command                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| W003 | not recommend to specify "-header/-reset_header/-wait_header/-sync_header" with specifying -pipe option to cthread | Information      | <p>When pipe option is specified to any one of <b>cthread</b> commands,</p> <ul style="list-style-type: none"> <li>reset_header option, wait_header or -sync_header option is specified to <b>cthread</b> command</li> <li>header option is specified to {u}s}mem command</li> <li>header option is specified to <b>soft_reset</b> command</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| W004 | toggle coverage is not supported in module with only SC_METHOD                                                     | Information      | <b>toggle_coverage</b> is ignored when it is specified in module definition file which has no <b>cthread</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| W005 | macro "macroname" is redefined                                                                                     | Information      | Same macro name is redefined                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| I001 | the existed file "filename" was renamed to "filename"                                                              | Information      | When generate file that has already existed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 118/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| No.  | Message                                                                                                           | Category    | Output condition                                                                                                            |
|------|-------------------------------------------------------------------------------------------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------|
| I002 | "name" cannot be registered for VCD dump because the width is more than 999                                       | Information | When bit width of port/signal is 1000 or more                                                                               |
| I003 | because ssgen generates only one SC_CTHREAD in testbench, please make SC_CTHREADs for every clocks, if necessary. | Information | When multi clock condition                                                                                                  |
| I004 | "filename_tmp" was generated because "filename" has already existed                                               | Information | prevention to re-write an existing file                                                                                     |
| I005 | skip invalid command [commandname]                                                                                | Information | When there is an invalid command in <b>`include</b> file or <b>-include</b> file.                                           |
| I006 | ignored "-range_check" option because not supporting range check for 3D array variable                            | Information | When specifying <b>-range_check</b> to 3D array of {u}s}outN, {u}s}regN, {u}s}varN, [u]char, [u]short, [u]int, {u}s}evN     |
| I007 | ignored "-range_check" option because the width > 64                                                              | Information | When specifying <b>-range_check</b> to variable , whose width is more than 64, of {u}s}outN, {u}s}regN, {u}s}varN, {u}s}evN |
| I008 | ignored "-range_check" option because the variable is a constant variable                                         | Information | When specifying <b>-range_check</b> to variable with <b>const</b> identifier of {u}s}varN, [u]char, [u]short, [u]int        |

|                     |   |   |                                                              |     |             |
|---------------------|---|---|--------------------------------------------------------------|-----|-------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 119/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     | e           |

\*1 : Reserved words checked by E501 are shown in the following table.

| Reserved words                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| int, long, short, signed, unsigned, float, double, bool, true, false, char, wchar_t, void, class, struct, union, enum, const, volatile, auto, extern, register, static, mutable, friend, typedef, explicit, inline, virtual, public, protected, private, operator, this, if, else, for, while, do, switch, case, default, break, continue, goto, return, try, catch, new, delete, dynamic_cast, static_cast, const_cast, reinterpret_cast, sizeof, typeid, throw, template, typename, export, namespace, using, and, and_eq, bitand, bitor, compl, not, not_eq, or, or_eq, xor, xor_eq, asm, sc_*, SC_*, systemc, reset_signal_is, async_reset_signal_is, dont_initialize, sensitive, read, write, pos, neg, posedge, negedge, posedge_event, negedge_event, wait, next_trigger, halt, always, assign, buf, bufif0, bufif1, casex, casez, cmos, deassign, defparam, disable, edge, endattribute, endcase, endfunction, endmodule, endprimitive, endspecify, endtable, endtask, event, force, forever, fork, highz0, highz1, ifnone, initial, input, join, large, macromodule, medium, module, nmos, notif0, notif1, output, parameter, pmos, primitive, pull0, pull1, pulldown, pullup, rcmos, reg, release, repeat, rmos, rpmos, rtran, rtranif0, rtranif1, scalared, small, specify, specparam, strength, strong0, strong1, supply0, supply1, table, task, time, tran, tranif0, tranif1, tri, tri0, tri1, triand, trior, trireg, vectored, wand, weak0, weak1, wire, wor, attribute, begin, end, function, inout, nand, nor, package, use, xnor, TESTBENCH, _OSCI, _MEM_MODEL, _MODE_RTL, __CTOS__, CALYPTO_SYSC, T_MAX, HIRE_MAX, MEM_*, ssgen_*, tf, mem_rw1, mem_r1w1, mem_r1w1_2clk, CtoS_MAIN_LOOP, _CTOS_TOP, SSGEN_ASSERT, _COVERAGE, _SLEC_BBOX |

\*2-1 : Naming rules checked by E502 are shown in the following table (except **#define**).

| No | Naming rules                                                                                                                                                          |
|----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1  | Characters which can be used are alphanumeric character and underscore. However, brackets for array form( '[' and ']' ) can be used.                                  |
| 2  | A name is not distinguished in a capital letter and a small letter.                                                                                                   |
| 3  | The head character should be alphabetic character or underscore. However, the head character of modulename, port name and instance name must be alphabetic character. |
| 4  | The tail character should be alphanumeric character.                                                                                                                  |
| 5  | The length of name should be 511 or less.                                                                                                                             |

\*2-2 : Naming rules checked by E502 are shown in the following table (for **#define**).

| No | Naming rules                                                            |
|----|-------------------------------------------------------------------------|
| 1  | Characters which can be used are alphanumeric character and underscore. |
| 2  | A name is not distinguished in a capital letter and a small letter.     |
| 3  | The head character must be alphabetic character.                        |
| 4  | The length of name should be 511 or less.                               |

|                     |   |   |                                                              |     |             |
|---------------------|---|---|--------------------------------------------------------------|-----|-------------|
| <b>Confidential</b> | - | - | Rev.                                                         | 1.8 | 120/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssgen user's manual</b> |     | e           |

## Contact

RSD/DA-gi S.Imamura [shintaro.imamura.ry@renesas.com](mailto:shintaro.imamura.ry@renesas.com)

RSD/DA-gi D.Hayashi [daichi.hayashi.yw@renesas.com](mailto:daichi.hayashi.yw@renesas.com)

RVC/FE Yen Nguyen [yen.nguyen.aj@rvc.renesas.com](mailto:yen.nguyen.aj@rvc.renesas.com)

RVC/FE Hiep Nguyen [hiep.nguyen.df@rvc.renesas.com](mailto:hiep.nguyen.df@rvc.renesas.com)



|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 121/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

### Revision history

| Rev. No | Classification | Effective date | Content                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Approval by               | Checked by                 | Written by                  |
|---------|----------------|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------|-----------------------------|
| 1.0     | Established    | Approved date  | New created                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | FEDT<br>Fujii<br>11.09.30 | FEDT<br>Oshima<br>11.09.30 | FEDT<br>Imamura<br>11.09.30 |
| 1.1     | Modified       | Approved date  | Chapter 1<br>• Changing the formal name of ssgen to "Synthesizable SystemC code Generator"<br>Chapter 2<br>• Adding information that it is possible to change the environment and the version arbitrarily of EDA tools by specifying the input to ssgen<br>Chapter 3<br>• Updating output files of ssgen<br>• Updating specification of prevention to re-write an existing file<br>• Updating specification of signal connections of hierarchy generation mode<br>• Deleting "High-speed simulation" from accessing memory array mode.<br>• Adding chip select port to 2 port memory<br>Chapter 4<br>• Updating method of CtoS execution<br>Chapter 5<br>• Adding -only_script and -notb to command line option<br>Chapter 6<br>• Updating specification of module generation mode command<br>- Adding space_indent, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc<br>- Updating specification of option for soft_reset, uoutN, soutN, uregN, sregN, uvarN, svarN, char, uchar, short, ushort, int, uint, umem, smem, cthread<br>• Updating specification of hierarchy module generation mode<br>- Adding space_indent, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc, bind<br>- Updating specification of option for tap<br>Chapter 7<br>• Updating example of output file of ssgen<br>Chapter 8<br>• Updating specification of macro function for memory access<br>Chapter 9<br>• Updating output messages | FEDT<br>Fujii<br>12.03.28 | FEDT<br>Oshima<br>12.03.28 | FEDT<br>Imamura<br>12.03.28 |
| 1.1.1   | Modified       | Approved date  | Chapter 5<br>• Adding -include option<br>Chapter 6<br>• Adding mem_suffix command<br>• Adding `include command to hierarchy generation mode<br>Chapter 9<br>• Updating output messages                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FEDT<br>Fujii<br>12.04.25 | FEDT<br>Oshima<br>12.04.23 | FEDT<br>Imamura<br>12.04.23 |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 122/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| Rev. No | Classification | Effective date | Content                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | Approval by               | Checked by                 | Written by                  |
|---------|----------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|----------------------------|-----------------------------|
| 1.1.4   | Modified       | Approved date  | Chapter 4<br>•Delete (Note) of (7)<br>Chapter 6<br>•Adding style_alloc command<br>•Adding “-nowd” option to {u}s}mem command.<br>Chapter 7<br>•Adding “_CTOS_TOP” macro<br>•Adding “*_NOWD” macro to macro function of memory access<br>Chapter 8<br>•Adding “*_NOWD” macro to macro function of memory access<br>Chapter 9<br>•Updating output messages                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | FEDT<br>Fujii<br>12.09.26 | FEDT<br>Oshima<br>12.09.26 | FEDT<br>Imamura<br>12.09.26 |
| 1.2     | Modified       | Approved date  | All<br>•Adding chapter 7<br>Chapter 2<br>•Updating default version of EDA tools<br>Chapter 6<br>•Adding “-clk_edge” option to cthread command<br>Chapter 8<br>• Updating output description of soft_reset command<br>Chapter 10<br>•Updating output messages<br>-Changing `define command of E202<br>-Delete E204 and E604<br>-Adding E209 and E210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FEDT<br>Fujii<br>12.11.30 | FEDT<br>Oshima<br>12.11.30 | FEDT<br>Imamura<br>12.10.31 |
| 1.3     | Modified       | Approved date  | Chapter 2<br>•Updating version of ActivePerl<br>Chapter 3<br>•Adding memory interface module<br>•Adding memory access pattern (5)(6)(7)<br>Chapter 6<br>• Adding “rw1_wa”, “rw1_ra” and “rw1_re” to mem_suffix command<br>•Adding “_SLEC_BBOX” to #ifdef command<br>• Adding “-range_check” option to {u}s}outN, {u}s}regN, {u}s}varN, [u]char, [u]short and [u]int command<br>• Adding “rw1:r” and “rw1:w” to {u}s}mem command<br>•Adding “-rtl” option to sub command<br>Chapter 7<br>• Adding initial value, maximum value and minimum value<br>Chapter 8<br>•Adding an example of “-range_check” option<br>•Adding the explanation of “SSGEN_ASSERT”<br>• Adding an example of memory interface module<br>•Adding macro for “rw1:r” and “rw1:w”<br>Chapter 10<br>•Updating output messages<br>-Changing sub command of E202, E308, E311, E312, E401, E402<br>-Adding E023, E414, I006, I007 and I008<br>• Adding “SSGEN_ASSERT”, “_COVERAGE” and “_SLEC_BBOX” to reserved word. | FEDT<br>Fujii<br>13.1.23  | FEDT<br>Oshima<br>13.1.23  | FEDT<br>Imamura<br>13.1.22  |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 123/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| Rev. No | Classification | Effective date | Content                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Approval by              | Checked by               | Written by                |
|---------|----------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------|---------------------------|
| 1.4     | Modified       | Approved date  | <p>Chapter 3</p> <ul style="list-style-type: none"> <li>Describing recommendation that memory port access description should be used in SystemC simulation</li> </ul> <p>Chapter 6</p> <ul style="list-style-type: none"> <li>Adding vcd_trace command</li> <li>Adding {u}s_evN command</li> <li>Changing “_DEBUG_SIM” to “_DEBUG*” in #ifdef command</li> <li>Adding “-var2reg”, “-debug_trace” and “-debug_macro” option to {u}s_varN, [u]char, [u]short and [u]int command</li> <li>Supporting three-dimension array with const</li> <li>Adding “-noad” option to {u}s_mem command</li> <li>Supporting memory in tap command</li> <li>Supporting floating port in bind command</li> </ul> <p>Chapter 7</p> <ul style="list-style-type: none"> <li>Adding initial value and maximum/minimum value in range check</li> </ul> <p>Chapter 8</p> <ul style="list-style-type: none"> <li>Adding “_NOAD” and “_NOAW”</li> </ul> <p>Chapter 9</p> <ul style="list-style-type: none"> <li>Adding “_NOAD” and “_NOAW”</li> </ul> <p>Chapter 10</p> <ul style="list-style-type: none"> <li>Updating output messages <ul style="list-style-type: none"> <li>Changing specification E001, E002, E003, E006, E016, E021, E101, E202, E203, E206, E207, E209, E305, E306, E308, E312, E329, E501, E502, E601, I006, I007</li> <li>Adding E339, E340, E341, E342, E343, E408</li> </ul> </li> <li>Deleting “_DEBUG_SIM” from reserved word.</li> </ul> | FEDT<br>Fujii<br>13.5.13 | FEDT<br>Oshima<br>13.5.9 | FEDT<br>Imamura<br>13.5.9 |
| 1.5     | Modified       | Approved date  | <p>Chapter 2</p> <ul style="list-style-type: none"> <li>Updating information of related tools</li> </ul> <p>Chapter 3</p> <ul style="list-style-type: none"> <li>Updating the figure of ssgen input/output</li> <li>Adding that memory models have function storing previous value of read data port.</li> <li>Not supporting memory array description from this version</li> <li>Supporting dual port memory</li> </ul> <p>Chapter 5</p> <ul style="list-style-type: none"> <li>Adding -checker, -slec, -subdir option</li> </ul> <p>Chapter 6</p> <ul style="list-style-type: none"> <li>Adding env_ssgen, env_1team, env_sschecker, env_slec</li> <li>Adding dual port memory to mem_suffix</li> <li>Adding dual port memory to {u}s_mem</li> <li>Adding -pipe_macro and -pipe_max option to cthread</li> <li>Adding -port_pfx option to sub</li> <li>Supporting sub and bind in #ifdef area</li> </ul> <p>Chapter 8</p> <ul style="list-style-type: none"> <li>Updating descriptions of memory model, CtoS script and simulation script</li> <li>Adding descriptions of SLEC script and checker script</li> </ul> <p>Chapter 10</p> <ul style="list-style-type: none"> <li>Updating output messages <ul style="list-style-type: none"> <li>Changing specification E401</li> <li>Adding E114, E344, E415, E416 and I009</li> </ul> </li> </ul>                                                                                         | SIDA<br>Asano<br>13.9.19 | SIDA<br>Asano<br>13.9.19 | SIDA<br>Imamura<br>13.9.5 |

|                     |   |   |                                                             |     |             |
|---------------------|---|---|-------------------------------------------------------------|-----|-------------|
| <b>Confidential</b> | - | - | Rev.                                                        | 1.8 | 124/125Page |
| -                   |   |   | <b>High-Level design supporting tool ssge user's manual</b> |     |             |

| Rev. No | Classification | Effective date | Content                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Approval by                                | Checked by                                 | Written by                                   |
|---------|----------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|--------------------------------------------|----------------------------------------------|
| 1.6     | Modified       | Approved date  | <p>Chapter 6</p> <ul style="list-style-type: none"> <li>• Changed default value of env_ctos and env_slec</li> <li>• Adding clk_off to vcd_trace</li> <li>• Supported `ifdef nest only in hierarchy module definition file</li> <li>• Adding -for_style option to -range_check function</li> <li>• Deleted note "cthread must be specified" by supported SC_METHOD only module</li> <li>• Added note about specifying array signal to sensitivity list of method</li> <li>• Added sync command</li> <li>• Added -mem_pfx, -mem_ipfx and -mem_opfx to tap command</li> </ul> <p>Chapter 7</p> <ul style="list-style-type: none"> <li>• Added the mention to bind command</li> </ul> <p>Chapter 8</p> <ul style="list-style-type: none"> <li>• Updated descriptions of memory model, CtoS script and SLEC script</li> </ul> <p>Chapter 10</p> <ul style="list-style-type: none"> <li>• Updated output messages</li> <li>-Deleted E003,E324,E340 and I009</li> <li>-Changed specification E103,E110,E304,W003 and I006</li> </ul> | <p>RSD<br/>DA-gi<br/>Asano<br/>14.9.26</p> | <p>RSD<br/>DA-gi<br/>Asano<br/>14.9.26</p> | <p>RSD<br/>DA-gi<br/>Imamura<br/>14.9.25</p> |

|              |   |   |                                                       |     |             |
|--------------|---|---|-------------------------------------------------------|-----|-------------|
| Confidential | - | - | Rev.                                                  | 1.8 | 125/125Page |
| -            |   |   | High-Level design supporting tool ssgen user's manual |     |             |

| Rev. No | Classification | Effective date | Content                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Approval by                      | Checked by                       | Written by                         |
|---------|----------------|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|----------------------------------|------------------------------------|
| 1.8     | Modified       | Approved date  | <p>Chapter 2</p> <ul style="list-style-type: none"> <li>• Updating information of related tools</li> </ul> <p>Chapter 3</p> <ul style="list-style-type: none"> <li>• Updated the figure of ssgen input/output</li> <li>• Added asynchronous circuit module generation</li> </ul> <p>Chapter 4</p> <ul style="list-style-type: none"> <li>• Updated execution command (run_gcc.csh and run_ctos.csh)</li> </ul> <p>Chapter 5</p> <ul style="list-style-type: none"> <li>• Added -D, -ins, -ifv, -sva and -sta</li> </ul> <p>Chapter 6</p> <ul style="list-style-type: none"> <li>• Added env_overflow, env_cpp2ins, toggle_coverage, hdl_observer, ctos_period, ctos_target_lib, wait_expand, `ifndef, `if and `elif (6.1)</li> <li>• Deleted sync command (6.1)</li> <li>• Added -symbol, -time_unit and -period to clock command (6.1)</li> <li>• Added -partial_rst to {a s}reset command (6.1)</li> <li>• Added -no_trace to {u s}{in out reg} command (6.1)</li> <li>• Added -wait_noninline and -wait_expand to cthread command (6.1)</li> <li>• Added -ctos_noninline and -ctos_dont_touch to func command (6.1)</li> <li>• Added env_overflow, env_cpp2ins, toggle_coverage, hdl_observer, ctos_period, ctos_target_lib, prefix_sync, `ifndef, `if, `elif and insert_port(6.2)</li> <li>• Added -sync_level, -sync_posedge, -sync_negedge, -sync_toggle, -sync_bus, -enable_level, -enable_posedge, -enable_negedge to bind command (6.2)</li> </ul> <p>Chapter 8</p> <ul style="list-style-type: none"> <li>• Updated descriptions of SystemC, test bench, CtoS script, SLEC script, checker script and simulation script</li> </ul> <p>Chapter 10</p> <ul style="list-style-type: none"> <li>• Updated output messages</li> <li>- Deleted E009</li> <li>- Added E024,E025,E026,E111,E115,E116, E211,E345,E346,E347,E348,E417,E418,E419, W004 and W005</li> </ul> | RSD<br>DA-gi<br>Asano<br>15.9.15 | RSD<br>DA-gi<br>Asano<br>15.9.15 | RSD<br>DA-gi<br>Imamura<br>15.9.15 |