

Renesas Confidential	INT-SLD-17003	Rev.	1.0	1/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Internal Specification

Development of Error Control Module (ECM) for RH850/E2x_FCC2

(v1.0)

Summary:

This document describes the Detail Design Specification of Error Control Module (ECM).

Renesas Confidential	INT-SLD-17003	Rev.	1.0	2/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Reference Manuals				
No.	Title name	Document number	Description	Path
1	SC-HEAP_E3 Modeling guideline (Rev. 4.00)	IDF-14-010278-01	This document describes the Guideline for peripheral macro development which is connected to SC-HEAP_E3 simulator (File: SC-HEAP_E3_Modeling_Guideline.pdf)	DMS: Documents/1. General Documents/010_ENG/140_FrontEnd/Project/01_SLD/2_SLD_Project/Model_Documents/02_MCS_Project/From_MCS
2	SC-HEAP_E3 PYTHON I/F function specification (v2.0)	LLWEB-00105192 MSS-SG-12-0062-02	The document describes how to use python interface (File: SC-HEAP_E3 Python IF_t.pdf)	
3	M40PF common requirement (Rev1.11)	REQ-SLD-12-010	The common requirement for M40PF models (File: REQ-SLD-12010_M40PF_Common.ppt)	DMS: Documents/1. General Documents/010_ENG/140_FrontEnd/Project/01_SLD/2_SLD_Project/Model_Documents/01_Project_Document_Management/REQ/2012
4	Confirmation list for E2x_FCC2/ECM	CFM-SLD-17003_ECM_E2x_FCC2	Confirmation points for ECM (E2x_FCC2) (File: CFM-SLD-17003_ECM_E2x_FCC2.xlsx)	DMS: Documents/1. General Documents/010_ENG/140_FrontEnd/Project/01_SLD/2_SLD_Project/Model_Documents/01_Project_Document_Management/CFM/2017
5	E2x_FCC2/ECM target specification	-	Target specification of E2x_FCC2/ECM (File: E39_ECM.docx)	Server: /shsv/sld/ipp/From_RT/E2x_FCC2/
6	E2x_FCC1/ECM target specification	-	Target specification of E2x_FCC1/ECM (File: 28_E2x_TS_28_ECM_Rev0.20_160203a.docx)	Server: /shsv/sld/ipp/From_RT/E2x_ECM/
7		-	Target specification of E2x_FCC1/ECM (File: 28_ECM.docx)	
8		RDB-M1-SP-15074-0006-01	Target specification of E2x_FCC1/ECM (File: 28_add_uhi20ecm0000_target_specification_ver1_20160217.doc)	Email: [prj-sld:21972]
9		-	Different point between the ver0.1 is IP spec and ,the ver0.2 is E2x spec (File: Diff_ECM_ver0.2_and_ver0.1_RSD.xlsx)	
10	E2x_FCC2/ECM's implemented classes: detail specification	-	Detail specification of ECM's implemented classes (File: INT-SLD-17003_refman.pdf)	DMS: Documents/1. General Documents/010_ENG/140_FrontEnd/Project/01_SLD/2_SLD_Project/Model_Documents/01_Project_Document_Management/INT/2017/PDF
11	Internal Specification for E2x_FCC1/ECM (v1.2)	INT-SLD-15017	Internal Specification for E2x_FCC1/ECM	DMS: Documents/1. General

Renesas Confidential	INT-SLD-17003	Rev.	1.0	3/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

			(<u>File:</u> INT-SLD-15017.pdf)	Documents/010_ENG/ 140_FrontEnd/Project/ 01_SLD/2_SLD_Proje ct/Model_Documents/ 01_Project_Document _Management/INT/20 15/PDF
12	Internal Specification for P1M/ECM (v1.2)	INT-SLD-16010	Internal Specification for P1M/ECM (<u>File:</u> INT-SLD-16010.pdf)	<u>DMS:</u> Documents/1. General Documents/010_ENG/ 140_FrontEnd/Project/ 01_SLD/2_SLD_Proje ct/Model_Documents/ 01_Project_Document _Management/INT/20 16/PDF

Table of Contents

1. Model summary	8
2. Supported features	8
3. Block diagram	10
4. List of implemented registers	14
5. Port behavior	28
5.1. List of implemented ports	28
5.2. Clock	29
5.3. Reset	29
5.4. “ecmterrln” input port - Error source input	30
5.5. “ecmttin” input port - Timer input for dynamic mode	30
5.6. “ecmtresz” output port - Internal reset request	31
5.7. “ecmdclsint”, “ecmti_pe” and “ecmtnmi” output ports - Interrupt output	32
5.8. “ecmterroz” output port - Error output compare	33
5.9. “ecmterroutz” output port - ERROROUT output	34
6. Direction for users	36
6.1. File structures	36
6.2. Input/Output file	37
6.3. How to connect Verification Environment	37
6.4. Commands and parameters	37
6.5. Message style	42
6.6. Defined macro and template	46
7. Flow diagram	47
7.1. Sequence flow	47
7.2. State diagram	48
7.3. Reset flow	49
7.4. Command/parameter configuration operation flow	51
7.5. Input error source flow	54
7.6. Interrupt control flow	55
7.7. Internal reset control flow	57
7.8. Error output control flow	58
7.9. Write to write-protected register flow	59

Renesas Confidential	INT-SLD-17003	Rev.	1.0	5/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

7.10.	Trigger set error flow	60
7.11.	Trigger clear error flow	61
8.	Functions description	63
9.	Limitation	63

Renesas Confidential	INT-SLD-17003	Rev.	1.0	6/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Index of Figures

Figure 3.1: General block diagram	10
Figure 3.2: Disposing input signals.....	11
Figure 3.3: Disposing output signals (1/2)	12
Figure 3.4: Disposing output signals (2/2)	13
Figure 5.1: Error status updating.....	30
Figure 5.2: Internal reset issuing (1/2).....	31
Figure 5.3: Internal reset issuing (2/2).....	32
Figure 5.4: Interrupt issuing.....	33
Figure 5.5: Error compare output issuing (1/2)	34
Figure 5.6: Error compare output issuing (2/2)	34
Figure 5.7: ERROROUT output issuing.....	35
Figure 6.1: File structure	36
Figure 6.2: An example of python interface usage	40
Figure 6.3: An example of command interface usage.....	41
Figure 7.1: Sequence flow	47
Figure 7.2: State diagram.....	48
Figure 7.3: Reset flow	49
Figure 7.4: Relationship between software reset and hardware reset	50
Figure 7.5: Command/parameter configuration operation flow (1/5)	51
Figure 7.6: Command/parameter configuration operation flow (2/5)	51
Figure 7.7: Command/parameter configuration operation flow (3/5)	52
Figure 7.8: Command/parameter configuration operation flow (4/5)	52
Figure 7.9: Command/parameter configuration operation flow (5/5)	53
Figure 7.10: Input error source flow.....	54
Figure 7.11: Interrupt control flow.....	55
Figure 7.12: Internal reset control flow	57
Figure 7.13: Error output control flow	58
Figure 7.15: Trigger set error flow	60
Figure 7.16: Trigger clear error flow	61

Renesas Confidential	INT-SLD-17003	Rev.	1.0	7/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Index of Tables

Table 2.1: Feature of model	8
Table 4.1: List of implemented registers.....	14
Table 5.1: List of implemented ports	28
Table 6.1: File description	36
Table 6.2: List of parameters.....	37
Table 6.3: List of commands	37
Table 6.4: Dumping model command help message description.....	42
Table 6.5: Dumping register help message description	42
Table 6.6: Dumping target help message description.....	42
Table 6.7: Dumping Register RW message description	43
Table 6.8: Error and debugging message description	43
Table 6.9: Error and debug messages	43

1. Model summary

- The Error Control Module (ECM) collects error signals coming from different error sources and monitoring circuits. It also outputs error signals and generates interrupts and internal reset signals.
- This model is developed for RH850/E2x_FCC2.
- Registers of model can be accessed to read/write via target sockets (of TLM target interface).
- Both loosely time (LT) mode and approximately time (AT) mode are supported.
- This model supports little endian mode as the endian of APB bus interface.

Note: Hereafter, Error Control Module is simply called “ECM”.

2. Supported features

Table 2.1: Feature of model

Feature	Description		HWM chapter
	Hardware	Model	
Max frequency of clock	* pclk is connected to CLK_LSB: max 40 MHz * cntclk is connected to CLK_WDTICUM: 0.25 MHz	Unlimited frequency. There is no setting condition.	ref[5] 39.1.3
Read/Write registers	Use bus interface.	Use TLM target socket	-
Reset	Hardware reset (assert/negate reset signal)	Hardware reset (assert/negate reset signal) Software reset (set by command AssertReset) (*)	-
Safety processing	Error flag set.	<-	ref[5] 39.2.1
	EI level (mask-able) interrupt generation: EI level interrupt generation can be controlled (enabled/disabled) for individual errors.	<-	
	DCLS error interrupt generation: DCLS error interrupt generation (EI level) can be controlled (enabled/disabled) for individual errors.	<-	
	FE level (non-mask-able) interrupt generation: FE level interrupt generation can be controlled (enabled/disabled) for individual errors.	<-	
	Internal reset generation: Internal reset generation can be controlled (enabled/disabled) for individual errors.	<-	
	Error pin output: Pin output mask can be controlled (enabled/disabled) for individual errors. Output can be toggled in response to a timer input or made at a fixed level.	<-	
		<-	
Error status	The ECM incorporates the error status register, which can be used to confirm the error status from the error flag.	<-	
Debug, self-diagnosis	Pseudo errors can be generated for debug and self-diagnosis.	<-	

	The status of the error pin output is monitored by a loopback function and reflected to an internal register and can be confirmed by reading the register.	<-	
Timeout function	The ECM incorporates a function that generates an error signal output or internal reset when the count value of the delay timer matches with the delay timer compare register.	<-	
Port safe state	ERROROUTZ connects to port safe state and ECM can control the state of general purpose I/O to safe state according to user configuration.	<-	
Register protection	A write-protection with a special sequence is incorporated to protect registers from inadvertent write access.	<-	
Error output clear making	ECM incorporates a function that can mask software clearance for ERROROUT until the time which is counted from error occurrence reaches with the Error Output.	<-	
Others	The ECM is duplexed. The ECM incorporates the error output pin.	<-	

Notes:

- The symbol "<-" means that these features are supported as description in the hardware manual (ref[5]/Chapter 39.2.1).
- All features described in HWM (ref[5]/Chapter 39.2.1) are listed in "Table 2.1/column Hardware" and they are supported in model as description in "Table 2.1/column Model".
- (*) This command is described in Chapter 6.4

3. Block diagram




Figure 3.1: General block diagram

Explanation:

- ECM model has 3 target sockets used for read/write accessing to model's registers:
 - ECM's registers are allocated on 3 address areas: Common address area (the base address is indicated by <ECM_base>), Master address area (the base address is <ECMM_base>) and Checker address area (the base address is <ECMC_base>) (1*). (refer to Table 4.1 for more detail about register address of this model)
 - Each target socket is corresponding to an address area of ECM model (m_tgt_sockets[0] is used to access Common address area; m_tgt_sockets[1] is used to access Master address area ; m_tgt_sockets[2] is used to access Checker address area).

- Data from bus is transferred to this model via TLM target interface (target sockets). Then, the data is arbitrated to transfer to Master block (ECM_M) or Checker block (ECM_C).
- ECM includes 7 blocks:
 - “Clock handler” block receives external input clock signals and provides the clock to other blocks.
 - “Reset Handler” block handles reset signals and correlative reset commands.
 - “Command IF” block handles commands and parameters which are input from users. (refer to Chapter 6.4 for the list of commands and parameters)
 - “ECM_M” and “ECM_C” blocks has their own registers. The read/write accessing to registers is handle by themselves. Besides, these blocks control model's operation (e.g: interrupt issuing, error output issuing, internal reset issuing...).
 - “Input handler” block receives external input signals. After disposing those input signals, this block will transfer signals to “ECM_M” and “ECM_C” blocks. (refer Figure 3.2)
 - After signals are received in the “Input handler” block, “ECM_M” and “ECM_C” blocks will process operation and notify operation result to “Output handler” block. The “Output handler” block will dispose the results (e.g: compare the results) and output signals to other models. (refer Figure 3.3 and Figure 3.4)

Note: - (1*) The address area for common registers is used for both master and checker registers. Writing to this common area is performed by master and checker registers simultaneously. Reading from the common area reads the master register's value.




Figure 3.2: Disposing input signals




Figure 3.3: Disposing output signals (1/2)




Figure 3.4: Disposing output signals (2/2)

4. List of implemented registers

Table 4.1: List of implemented registers

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMmESET (4*)(8*) Error set trigger	<ECMm_base> + 0x00 (2*)	0x0	1	8	8 16 32	R:0 W1	0	ECMmEST	Error Set Trigger + 0x0: Writing 0 is invalid + 0x1: Set the output level from the error pin output to active level Read value is always 0 The error signal output cannot be masked (not depend on setting of ECMEMKn registers).
ECMmECLR (4*)(8*) Error clear trigger	<ECMm_base> + 0x04 (2*)	0x0	1	8	8 16 32	R:0 W1	0	ECMmECT	Error Clear Trigger + 0x0: Writing 0 is invalid + 0x1: Set the output level from the error pin output to inactive level Read value is always 0 Clearing of the error pin output is only possible if all errors, not masked by ECMEMKn, are cleared beforehand.
ECMmESSTR0 Error status 0	<ECMm_base> + 0x08 (2*)	0x0	4	-	8 16 32	R	31:26	ECMmSSE31 to ECMmSSE16	Error Source Status Corresponds to error sources 23 to 8. + 0x0: Error not occurred + 0x1: Error occurred
							15:0	ECMmSSE007[1:0] to ECMmSSE000[1:0]	Error Source Status Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Error not occurred + 0x1: Error occurred once + 0x2: Error occurred twice + 0x3: Error occurred 3 times or more

Renesas Confidential	INT-SLD-17003	Rev.	1.0	15/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMmESSTRn (5*) Error status n	<ECMm_base> + 0x0C + 0x4*(n-1) (2*)	0x0	4	-	8 16 32	R	31:0	ECMmSSE31 to ECMmSSE0	Error Source Status Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Error not occurred + 0x1: Error occurred
ECMmESSTR9 Error status 9	<ECMm_base> + 0x2C (2*)	0x0	4	-	8 16 32	R	31	ECMmSSE31	The status of the error pin output + 0x0: error pin output is low level + 0x1: error pin output is high level
							30	ECMmSSE30	Indicates the ECMmESET write status + 0x0: No error + 0x1: Error is set by the ECMmESET.ECMmEST bit
							29	ECMmSSE29	Delay timer overflow status + 0x0: Delay timer overflow not occurred + 0x1: Delay timer overflow occurred
							28:0	ECMmSSE28 to ECMmSSE0	Error Source Status Corresponds to error sources 308 to 280. + 0x0: Error not occurred + 0x1: Error occurred
ECMEPCFG (4*) Error pulse configuration	<ECM_base>	0x0	1	8	8 16 32	R W	0	ECMSL0	Error Pin Output Operation Configuration Operation setting for the error pin output + 0x0: Non-dynamic mode + 0x1: Dynamic mode After setting the dynamic mode, it is recommended not to change to non-dynamic mode again, because there is a possibility of a glitch at the error output.

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMMICFG0 (4*) EI level interrupt configuration 0	<ECM_base> + 0x04	0x0	4	32	8 16 32	R W	31:16	ECMMIE31 to ECMMIE16	EI Level Interrupt Generation Control Corresponds to error sources 23 to 8. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
							15:0	ECMMIE007[1:0] to ECMMIE000[1:0]	EI Level Interrupt Generation Control (6*) Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled when error counting once, twice, or 3 times + 0x2: Interrupt generation disabled when error counting once Interrupt generation enabled when error counting twice, or 3 times + 0x3: Interrupt generation disabled when error counting once or twice Interrupt generation enabled when error counting 3 times
ECMMICFGn (4*)(5*) EI level interrupt configuration n	<ECM_base> + 0x08 + 0x4*(n-1)	0x0	4	32	8 16 32	R W	31:0	ECMMIE31 to ECMMIE0	EI Level Interrupt Generation Control Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
ECMMICFG9 (4*) EI level interrupt configuration 9	<ECM_base> + 0x28	0x0	4	32	8 16 32	R W	28:27	ECMMIE28 to ECMMIE27	EI Level Interrupt Generation Control Corresponds to error sources 308 to 307. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
							25:0	ECMMIE25 to ECMMIE0	EI Level Interrupt Generation Control Corresponds to error sources 305 to 280. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECNMNMF0 (4*) FE level interrupt configuration 0	<ECM_base> + 0x2C	0x0	4	32	8 16 32	R W	31:16	ECMNMIE31 to ECMNMIE16	FE Level Interrupt Generation Control Corresponds to error sources 23 to 8. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
							15:0	ECMNMIE007[1:0] to ECMNMIE000[1:0]	FE Level Interrupt Generation Control (6*) Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled when error counting once, twice, or 3 times + 0x2: Interrupt generation disabled when error counting once Interrupt generation enabled when error counting twice, or 3 times + 0x3: Interrupt generation disabled when error counting once or twice Interrupt generation enabled when error counting 3 times
ECNMNMFn (4*)(5*) FE level interrupt configuration n	<ECM_base> + 0x30 + 0x4*(n-1)	0x0	4	32	8 16 32	R W	31:0	ECMNMIE31 to ECMNMIE0	FE Level Interrupt Generation Control Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
ECNMNMF9 (4*) FE level interrupt configuration 9	<ECM_base> + 0x50	0x0	4	32	8 16 32	R W	28:27	ECMNMIE28 to ECMNMIE27	FE Level Interrupt Generation Control Corresponds to error sources 308 to 307. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled
							25:0	ECMNMIE25 to ECMNMIE0	FE Level Interrupt Generation Control Corresponds to error sources 305 to 280. + 0x0: Interrupt generation disabled + 0x1: Interrupt generation enabled

Renesas Confidential	INT-SLD-17003	Rev.	1.0	18/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMIRCFG0 (4*) Internal reset configuration 0	<ECM_base> + 0x54	0x10000	4	32	8 16 32	R W	31:16	ECMIRE31 to ECMIRE16	Internal Reset (ECMRES) Generation Control Corresponds to error sources 23 to 8. + 0x0: internal reset generation disabled + 0x1: internal reset generation enabled
							15:0	ECMIRE007[1:0] to ECMIRE000[1:0]	Internal Reset (ECMRES) Generation Control (6*) Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Internal reset generation disabled + 0x1: Internal reset generation enabled when error counting once, twice, or 3 times + 0x2: Internal reset generation disabled when error counting once Internal reset generation enabled when error counting twice, or 3 times + 0x3: Internal reset generation disabled when error counting once or twice Internal reset generation enabled when error counting 3 times
ECMIRCFGn (4*)(5*) Internal reset configuration n	<ECM_base> + 0x58 + 0x4*(n-1)	0x0	4	32	8 16 32	R W	31:0	ECMIRE31 to ECMIRE0	Internal Reset (ECMRES) Generation Control Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: internal reset generation disabled + 0x1: internal reset generation enabled
ECMIRCFG9 (4*) Internal reset configuration 9	<ECM_base> + 0x78	0x0	4	32	8 16 32	R W	29	ECMIRE29	Internal Reset (ECMRES) Generation Control Corresponds to delay timer overflow. + 0x0: internal reset generation disabled + 0x1: Internal reset generation enabled
							28:27	ECMIRE28 to ECMIRE27	Internal Reset (ECMRES) Generation Control Corresponds to error sources 308 to 307. + 0x0: Internal reset generation disabled + 0x1: Internal reset generation enabled
							25:0	ECMIRE25 to ECMIRE0	Internal Reset (ECMRES) Generation Control Corresponds to error sources 305 to 280. + 0x0: Internal reset generation disabled + 0x1: Internal reset generation enabled

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMEMK0 (4*)(8*)(9*) Error mask 0	<ECM_base> + 0x7C	0x0 (7a*)	4	32	8 16 32	R W	31:16	ECMEMK31 to ECMEMK16	Error Pin Output Mask Control Corresponds to error sources 23 to 8. + 0x0: Error pin output not masked + 0x1: Error pin output masked
							15:0	ECMEMK007[1:0] to ECMEMK000[1:0]	Error Pin Output Mask Control Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Error pin output not masked + 0x1: Error pin output masked when error counting once Error pin output not masked when error counting twice or 3 times + 0x2: Error pin output masked when error counting once, twice Error pin output not masked when error counting 3 times + 0x3: Error pin output masked
ECMEMKn (4*)(5*)(8*)(9*) Error mask n	<ECM_base> + 0x80 + 0x4*(n-1)	0x0 (7b*)	4	32	8 16 32	R W	31:0	ECMEMK31 to ECMEMK0	Error Pin Output Mask Control Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Error pin output not masked + 0x1: Error pin output masked
ECMEMK9 (4*)(8*)(9*) Error mask 9	<ECM_base> + 0xA0	0x0 (7c*)	4	32	8 16 32	R W	29	ECMEMK29	Error Pin Output Mask Control Corresponds to delay timer overflow. + 0x0: Error pin output not masked + 0x1: Error pin output masked
							28:27	ECMEMK28 to ECMEMK27	Error Pin Output Mask Control Corresponds to error sources 308 to 307. + 0x0: Error pin output not masked + 0x1: Error pin output masked
							25:0	ECMEMK25 to ECMEMK0	Error Pin Output Mask Control Corresponds to error sources 305 to 280. + 0x0: Error pin output not masked + 0x1: Error pin output masked

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMESSTC0 (4*)(10*) Error status clear trigger 0	<ECM_base> + 0xA4	0x0	4	32	-	W	31:16	ECMCLSSE31 to ECMCLSSE16	Error Status Clear Corresponds to error sources 23 to 8. + 0x0: Corresponding error status unchanged + 0x1: Corresponding error status cleared
							15:0	ECMCLSSE007 [1:0] to ECMCLSSE000 [1:0]	Error Status Clear Corresponds to error sources 7 to 0. + 0x0: Corresponding error status unchanged + 0x1: (Same with 0x3 setting) Error status cleared + 0x2: (Same with 0x3 setting) Error status cleared + 0x3: Corresponding error status cleared
ECMESSTCn (4*)(5*)(10*) Error status clear trigger n	<ECM_base> + 0xA8 + 0x4*(n-1)	0x0	4	32	-	W	31:0	ECMCLSSE31 to ECMCLSSE0	Error Status Clear Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Corresponding error status unchanged + 0x1: Corresponding error status cleared
ECMESSTC9 (4*)(10*) Error status clear trigger 9	<ECM_base> + 0xC8	0x0	4	32	-	W	30	ECMCLSSE30	Error Status Clear Corresponds to the write status of the ECMmESET register. + 0x0: Corresponding error status unchanged + 0x1: Corresponding error status cleared
							29	ECMCLSSE29	Error Status Clear Corresponds to the delay timer overflow. + 0x0: Corresponding error status unchanged + 0x1: Corresponding error status cleared
							28:0	ECMCLSSE28 to ECMCLSSE0	Error Status Clear Corresponds to error sources 308 to 280. + 0x0: Corresponding error status unchanged + 0x1: Corresponding error status cleared

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMKCPROT Key Code Protection <ECM_base> + 0xCC	0x0	0x0	4	32	-	R:0 W	31:1	KCPROT	Key Code Enable bit control Enable or disable modification of the KCE bit + Set A5A5A500H with {KCPROT[31:1],KCE} to disable to write key code protection register + Set A5A5A501H with {KCPROT[31:1],KCE} to enable to write key code protection register The value written is not retained. These bits are always read as 0
						R W	0	KCE	Key Code Enable bit + 0x0: Disables write access of protected registers + 0x1: Enables write access of protected registers
ECMPE0 (4*) Pseudo error trigger 0 <ECM_base> + 0xD0	0x0	0x0	4	32	-	W	31:16	ECMPE31 to ECMPE16	Pseudo error trigger Corresponds to error sources 23 to 8. + 0x0: Pseudo error not generated + 0x1: Corresponding pseudo error generated
							15:0	ECMPE007[1:0] to ECMPE000[1:0]	Pseudo error trigger Corresponds to error sources 7 to 0 (DCLS error). + 0x0: Pseudo error not generated + 0x1: Pseudo error is generated as same as error counting once + 0x2: Pseudo error is generated as same as error counting once + 0x3: Pseudo error is generated as same as error counting once
ECMPEn (4*)(5*) Pseudo error trigger n <ECM_base> + 0xD4 + 0x4*(n-1)	0x0	0x0	4	32	-	W	31:0	ECMPE31 to ECMPE0	Pseudo error trigger Corresponds to error sources [x+55] to [x+24] (5*). + 0x0: Pseudo error not generated + 0x1: Corresponding pseudo error generated

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMPE9 (4*) Pseudo error trigger 9	<ECM_base> + 0xF4	0x0	4	32	-	W	29	ECMPE29	Pseudo Error Trigger Corresponds to delay timer overflow. + 0x0: Pseudo error not generated + 0x1: Corresponding pseudo error generated
							28	ECMPE28	Pseudo Error Trigger Corresponds to error sources 308. + 0x0: Pseudo error not generated + 0x1: Corresponding pseudo error generated
							25:0	ECMPE25 to ECMPE0	Pseudo Error Trigger Corresponds to error sources 305 to 280. + 0x0: Pseudo error not generated + 0x1: Corresponding pseudo error generated
ECMDTMCTL (4*)(11*) Delay timer control	<ECM_base> + 0xF8	0x0	1	8	-	R	4	ECMSTACNTCLK	Delay timer start confirmation status + 0x0: Delay timer does not start + 0x1: Delay timer starts
						W	1	ECMSTP	Delay Timer Stop + 0x0: Delay timer is completed or not executed + 0x1: Stop request for delay timer is on execution Writing 1 to this bit stops the delay timer. Simultaneously, the ECMSTA bit is set to 0. Writing 0 is ignored.
						RIW	0	ECMSTA	Delay Timer Start Specifies the operation of the delay timer when any error event is occurred. + 0x0: Delay timer does not start + 0x1: Delay timer starts The counting of the delay timer always starts from 0. Writing 0 to this bit stops the delay timer.
ECMDTMR Delay timer	<ECM_base> + 0xFC	0x0	2	-	8 16 32	R	15:0	ECMDTMR	Delay timer counter value Delay timer counter value is initialized by: + Setting ECMDTMCTL.ECMSTA from 1 to 0 (by writing 1 to ECMDTMCTL.ECMSTP or writing 0 to ECMDTMCTL.ECMSTA). + Delay timer overflow (right after this value matches with the value of ECMDTMCMP)

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMDTMCMP (4*) Delay timer compare	<ECM_base> + 0x100	0x0	4	32	8 16 32	R	16	CMPW	Delay timer compare match execution status Indicates on execution of ECMDTMCMP register setting to counter clock domain + 0x0: Not executed + 0x1: On execution of setting ECMDTMCMP
						R W	15:0	ECMDTMCMP	Delay timer compare match value The writing value is used to compare with delay timer counter value When this value matches with the value of ECMDTMR, the "Delay timer overflow status" bit in ECMmESSTR9 register is set after 3 cntclk. Writing data to this register has to be conducted while the delay timer is stopped (while CMPW is "1", writing of ECMDTMCMP is ignored).
ECMMIDTMCFG0 (4*) Maskable Interrupt Delay timer configuration 0	<ECM_base> + 0x104	0x0	4	32	8 16 32	R W	31:16	ECMMITE31 to ECMMITE16	Delay Timer Start Control Corresponds to EI level interrupts generated by error sources 23 to 8. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
							15:0	ECMMITE007[1:0] to ECMMITE000[1:0]	Delay Timer Start Control (6*) Corresponds to EI level interrupts generated by error sources 7 to 0 (DCLS error). + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled + 0x2: Delay timer start disabled when error counting once Delay timer start enabled when error counting twice or 3 times + 0x3: Delay timer start disabled when error counting once or twice Delay timer start enabled when error counting 3 times <u>Note:</u> It is necessary that ECMMITE007 to ECMMITE000 bit is set to a value same as ECMMIE007 to ECMMIE000 when ECM delay timer is enabled.

Renesas Confidential	INT-SLD-17003	Rev.	1.0	24/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMMIDTMCFGn (4*)(5*) Maskable Interrupt Delay timer configuration n <ECM_base> + 0x108 + 0x4*(n-1)	0x0	4	32	8 16 32		R W	31:0	ECMMITE31 to ECMMITE0	Delay Timer Start Control Corresponds to EI level interrupts generated by error sources [x+55] to [x+24] (5*). + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
ECMMIDTMCFG9 (4*) Maskable Interrupt Delay timer configuration 9 <ECM_base> + 0x128	0x0	4	32	8 16 32		R W	28:27	ECMMITE28 to ECMMITE27	Delay Timer Start Control Corresponds to EI level interrupts generated by error sources 308 to 307. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
							25:0	ECMMITE25 to ECMMITE0	Delay Timer Start Control Corresponds to EI level interrupts generated by error sources 305 to 280. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled

Renesas Confidential	INT-SLD-17003	Rev.	1.0	25/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMNMIDTMCFG0 (4*) Non-maskable Interrupt Delay timer configuration 0	<ECM_base> + 0x12C	0x0	4	32	8 16 32	R W	31:16	ECMNMITE31 to ECMNMITE16	Delay Timer Start Control Corresponds to FE level interrupts generated by error sources 23 to 8. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
							15:0	ECMNMITE007 [1:0] to ECMNMITE000 [1:0]	Delay Timer Start Control (6*) Corresponds to FE level interrupts generated by error sources 7 to 0 (DCLS error). + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled + 0x2: Delay timer start disabled when error counting once Delay timer start enabled when error counting twice or 3 times + 0x3: Delay timer start disabled when error counting once or twice Delay timer start enabled when error counting 3 times <u>Note:</u> It is necessary that ECMNMITE007 to ECMNMITE000 bit is set to a value same as ECMNMITE007 to ECMNMITE000 when ECM delay timer is enabled.
ECMNMIDTMCFGn (4*)(5*) Non-maskable Interrupt Delay timer configuration n	<ECM_base> + 0x130 + 0x4*(n-1)	0x0	4	32	8 16 32	R W	31:0	ECMNMITE31 to ECMNMITE0	Delay Timer Start Control Corresponds to FE level interrupts generated by error sources [x+55] to [x+24] (5*). + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled

Renesas Confidential	INT-SLD-17003	Rev.	1.0	26/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
ECMNMIDTMCFG9 (4*) Non-maskable Interrupt Delay timer configuration 9	<ECM_base> + 0x150	0x0	4	32	8 16 32	R W	28:27	ECMNMITE28 to ECMNMITE27	Delay Timer Start Control Corresponds to FE level interrupts generated by error sources 308 to 307. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
							25:0	ECMNMITE25 to ECMNMITE0	Delay Timer Start Control Corresponds to FE level interrupts generated by error sources 305 to 280. + 0x0: Delay timer start disabled + 0x1: Delay timer start enabled
ECMEOCCFG (4*) Error Output Clear Invalidation Configuration	<ECM_base> + 0x154	0x0	4	32	8 16 32	R W	31	EOCIEN	ERROROUT Clear Invalidation Function Enabled + 0x0: Disabled + 0x1: Enabled
						R	16	CMPW	Error out clear execution status Indicates on execution of ECMEOUTCLRT bit setting to counter clock domain + 0x0: Not executed + 0x1: On execution of setting ECMEOUTCLRT bit
						R W	15:0	ECMEOUTCLRT	Error out clear counter value The number of clock cycles after which it is possible to clear error output by SW While CMPW is "1", writing of ECMEOUTCLRT bit is ignored.
ECMPEM Pseudo Error Mask	<ECM_base> + 0x0	0x0	4	32	8 16 32	R W	1	MSKM	Pseudo error mask control + 0x0: Pseudo error of "ECM compare error" for ECM master is NOT masked + 0x1: Pseudo error of "ECM compare error" for ECM master is masked

Register name (1*)	Address offset (3*)	Initial value	Size (byte)	Write Access size (bit)	Read Access size (bit)	R/W	Bit position	Bit name (1*)	Explanation
							0	MSKC	Pseudo error mask control + 0x0: Pseudo error of "ECM compare error" for ECM checker is NOT masked + 0x1: Pseudo error of "ECM compare error" for ECM checker is masked

Notes: - All registers described in HWM (ref[5]/Chapter 39.3) are supported in model.

- (1*) Register name/Bit name is name used in model. It may be not exactly same as the name used in HWM (ref[5]/Chapter 39.3).

- (2*) m = M/C (Master/Checker).

- (3*) <ECM_base>, <ECMM_base> and <ECMC_base> are base address of register areas which be accessed by target sockets m_tgt_sockets[0] -> m_tgt_sockets[2] (refer to Chapter 3 and Table 5.1 for more detail about these target sockets). The address area for common registers is used for both master and checker registers. Writing to this common area is performed by master and checker registers simultaneously. Reading from the common area reads the master register's value.

- (4*) Protected register: Writing to this register is protected by ECMKCPROT register (refer to Chapter 7.9 for more detail).

- (5*) $n = 1 \rightarrow 8$; $x = (n-1)*32$

- (6*) Interrupt/Internal reset is not generated and delay timer is not start when error counting over 4 times.

- (7*) In HWM (ref[5]), for reserved error factor, the initial value of ECMEMK bit = 1. And for exist error factor, the initial value of ECMEMK bit = 0.

(a): 0xC0C0F0F0

(b): $n = 1$: 0xC0C0C0C0; $n = 2$: 0xC0FFFFC0

$n = 3$: 0xC0FFC0C0; $n = 4$: 0xFFFFFCC0

$n = 5$: 0xC00000F0; $n = 6$: 0xF8F0FFFF

$n = 7$: 0x80E0F0F8; $n = 8$: 0xFFFFFFFF

(c): 0xCC040E00

In modeling, the initial value of ECMEMK bit = 0 for both reserved and exist error factor ((a): 0x0; (b): $n = 1 \rightarrow 8$: 0x0; (c): 0x0).

- (8*) When error pin output is changed (not masked), each port state will be changed to safe state according to user's setting.

- (9*) If an error flag is set but masked, clearing the mask will set the error pin output to active level. This happens independently from the time of the error occurrence.

- (10*) When users write value to error status clear register (ECMESSTC0-9), the corresponding error status bit is cleared. If error source is still active, the error status is set at next rising edge of pclk clock.

- (11*) ECMDTMCTL register can be written only when (DTMSTA, DTMSTACNTCLK) = (0, 0) or (1, 1).

5. Port behavior

5.1. List of implemented ports

Table 5.1: List of implemented ports

Port name	I/O	Type	Initial - Reset	Active	Clock	Description
Clock and Reset						
pclk	In	sc_in<sc_dt::uint64>	-	-	-	APB Bus clock (unit: Hz)
cntclk	In	sc_in<sc_dt::uint64>	-	-	-	Delay timer/Error clear mask timer clock (unit: Hz)
preset_n	In	sc_in<bool>	-	(1*)	pclk	APB Bus reset
cntclk_preset_n	In	sc_in<bool>	-	(1*)	cntclk	Delay timer reset (cntclk domain)
erroutresz	In	sc_in<bool>	-	(1*)	pclk	errout logic reset
cntclk_erroutresz	In	sc_in<bool>	-	(1*)	cntclk	errout logic reset (cntclk domain)
resstg1z	In	sc_in<bool>	-	(1*)	pclk	External reset (asynchronous reset)
pclkin_resstg1z	In	sc_in<bool>	-	(1*)	pclk	Bus reset (synchronous reset)
APB I/F						
m_tgt_sockets[0]	In/Out	tlim::tlim_target_socket	-	-	pclk	TLM target socket controls accessing to ECM Common area. The based address is indicated by <ECM_base>
m_tgt_sockets[1]	In/Out	tlim::tlim_target_socket	-	-	pclk	TLM target socket controls accessing to ECM Master area. The based address is indicated by <ECMM_base>
m_tgt_sockets[2]	In/Out	tlim::tlim_target_socket	-	-	pclk	TLM target socket controls accessing to ECM Checker area. The based address is indicated by <ECMC_base>
Input and Output ports						
ecmterrln [emErrSrcNum] (2*)	In	sc_in<bool> *	-	High	-	Error source input (3*)
ecmttin	In	sc_in<bool>	-	-	-	Timer input for dynamic mode
ecmterrlnbz_m	In	sc_in<bool>	-	High	-	Loopback from ERROROUT
ecmterrlnbz_c	In	sc_in<bool>	-	High	-	
ecmterroz	Out	sc_out<bool>	Low - Low	Low	Async	Error output compare signal
ecmterroutz	Out	sc_out<bool>	Low - Low	Low	Async	ERROROUT output
ecmterroutz_m	Out	sc_out<bool>	Low - Low	Low	Async	
ecmterroutz_c	Out	sc_out<bool>	Low - Low	Low	Async	
ecmdclsint [emPENum] (2*)	Out	sc_out<bool> *	Low - Low	High	pclk	DCLS error interrupt (EI level)
ecmti_pe [emPENum] (2*)	Out	sc_out<bool> *	Low - Low	High	pclk	Mask-able interrupt output (EI level)
ecmtnmi	Out	sc_out<bool>	Low -	High	pclk	Non-mask-able interrupt

Port name	I/O	Type	Initial - Reset	Active	Clock	Description
			Low			output (FE level)
ecmtresz	Out	sc_out<bool>	Low - High	Low	Async	ECM internal reset request
global_errclr	Out	sc_out<bool>	Low - Low	High	pclk	Global error clear signal

Notes: - The port list is implemented according signal description in HWM ((a): ref[5]/Table 39.12; (b): ref[8]/ Fig.3-1 and Table 4-1). In this list, below ports are not supported: “global_errclr”, “emterr316msk_m/c”, “testmode”, “scan_enable” and “scanmode”. Besides, APB I/F ports used to access ECM’s registers are implemented by TLM target sockets.

- (1*) Active level of reset signals depend on defining macro `IS_RESET_ACTIVE_LOW` (refer to Chapter 6.6: When users define the macro `IS_RESET_ACTIVE_LOW`, reset active Low level. If not, reset actives High level).

- (2*) `emErrSrcNum = 309`; `emPENum = 8`

- (3*) The error source are listed in ref[5]/Table 39.22

5.2. Clock

- ECM model has 2 clock ports (“pclk”, “cntclk”) used to receive clock frequency signals (Hz) which are used to calculate the time required for transaction (register accessing) and internal behavior processing (e.g: count clock for delay timer, synchronization clock for interrupt and reset signals).
- When clock frequency (“pclk” or “cntclk”) is zero:
 - Model does not start operation
 - Model stops operation (e.g: delay timer stops counting)
 - No error message dumped.
 - If any input ports which notify the internal process are active, a warning message is dumped. However, error causes can be captured to corresponding bit in `ECMmESSTRn` register.
 - Write access to register is ignored (register’s value is not updated).
 - Reset operation is executed immediately when reset port is activated.

Note: - A core dump error may be occurred when access to register (AT mode) due to “pclk” is register access clock.

5.3. Reset

- This model has 6 reset ports (“preset_n”, “cntclk_preset_n”, “erroutresz”, “cntclk_erroutresz”, “resstg1z”, “pclk_in_resstg1z”) used to reset registers and operation of model. Parameters in Table 6.2 are not effected by reset operation (refer to Chapter 7.3 for detail of reset operation).
 - When “preset_n” port is activated, all registers (other than `ECMmESSTRn`, `ECMEOCCFG`) and `ECMmESSTR0` (bits15:0) are reset. Besides, output ports (`ecmti_pe`, `ecmtnmi`, `ecmdclsint`, `ecmtresz`, `global_errclr`) are reset too.
 - When “cntclk_preset_n” port is activated, output ports (`ecmti_pe`, `ecmtnmi`, `ecmdclsint`, `ecmtresz`, `global_errclr`) are reset.

Renesas Confidential	INT-SLD-17003	Rev.	1.0	30/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

- When “erroutresz” port is activated, output ports (ecmterroz, ecmterroutz, ecmterroutz_m/c) and ECMEOCCFG register are reset.
- When “cntclk_erroutresz” port is activated, there is no action for this.
- When “resstg1z” port is activated, ECMmESSTR9 (bit 30) is reset.
- When “pclkin_resstg1z” port is activated, ECMmESSTR registers (other than “ECMmESSTR9 (bits 30 and 26) and ECMmESSTR0 (bits 15:0)) are reset.
- Reset operation for “preset_n”, “erroutresz”, “resstg1z” and “pclkin_resstg1z” ports is synchronized with “pclk” clock when “pclk” frequency is different from zero value. Reset operation for “cntclk_preset_n” and “cntclk_erroutresz” ports is synchronized with “cntclk” clock when “cntclk” frequency is different from zero value.
- When clock frequency is zero value, reset operation is executed immediately if reset port is activated.
- Active level of reset port depend on defining the macro IS_RESET_ACTIVE_LOW (refer to Chapter 6.6).

Note: - During reset period, accessing to registers may not be allowed.

5.4. “ecmterrln” input port - Error source input

- ECM model collects error signals coming from different error sources via “ecmterrln” input ports.
- When an error source input is active, the corresponding error source status bit in ECMmESSTR0-9 registers is set. (refer to Chapter 7.5)




Figure 5.1: Error status updating

5.5. “ecmttin” input port - Timer input for dynamic mode

- The “ecmttin” input port receives timer input signal used for dynamic mode of operation.
- When the error pin output (“ecmterroutz”, “ecmterroutz_m/c”) is configured for dynamic mode (by setting ECMEPCFG.ECMSL0 = 1) and error status is no error, the “ecmterroutz” output signal is issued depend on value of “ecmttin” input port. (refer to Chapters 5.9, 7.8)

5.6. “ecmtresz” output port - Internal reset request

- The “ecmtresz” output port is used to issue ECM internal reset request signal (ECMRES reset source).
- The internal reset request output signal (“ecmtresz”) is issued accordingly with active level is result of **AND** operator between internal reset flags (“sgatresz”) from Master and Checker sides: “ecmtresz” active level = “sgatresz (M)” & “sgatresz (C)”
- The “sgatresz” flag from each side (Master and Checker) is set to 0 (active level) in case an error source available (Error input source actives or Pseudo error actives or delay timer overflow occurs) and reset generation is enabled by set 1 to corresponding bit in ECMIRCFG0-9. (refer to Chapter 7.7)
 - When error input source actives or Pseudo error actives, “sgatresz” flag is set to 0 (active level) immediately if corresponding bit in ECMIRCFG0-9 is 1. (Figure 5.2)
 - When delay timer overflow occurs, “sgatresz” flag is set to 0 (active level) after 3 cycles of cntclk clock if bit ECMIRE[29] in ECMIRCFG9 is 1. (Figure 5.3)
- Once this reset request is asserted, this value is kept until reset port (“preset_n” or “cntclk_preset_n”) is asserted.




Figure 5.2: Internal reset issuing (1/2)




Figure 5.3: Internal reset issuing (2/2)

5.7. "ecmdclsint", "ecmti_pe" and "ecmtnmi" output ports - Interrupt output

- The "ecmdclsint", "ecmti_pe" and "ecmtnmi" output ports are used to issue ECM interrupt output signals.
- These ports are synchronized with "pclk" clock. The output signals issued from these ports are signals with 1 pulse of "pclk" clock.
- The interrupt output signals ("ecmdclsint", "ecmti_pe" and "ecmtnmi") are issued accordingly with active level is result of **OR** operator between interrupt flags ("sgadclsi", "sgati_pe" and "sgatnmi") from Master and Checker sides.
 - "ecmdclsint[i]" active level = "sgadclsi[i] (M)" | "sgadclsi[i] (C)" (i = 0 -> 7)
 - "ecmti_pe[i]" active level = "sgati_pe[i] (M)" | "sgati_pe[i] (C)" (i = 0 -> 7)
 - sgati_pe[i] = sgadclsi[k] | sgati (with i, k = 0 -> 7; and k != i)
 - "ecmtnmi" active level = "sgatnmi (M)" | "sgatnmi (C)"
- The interrupt flag from each side (Master and Checker) is set to 1 in case there is at least 1 of interrupt generation condition is reached (*) (refer to Chapter 7.6)
- Besides, if there is no interrupt generation condition is reached, interrupt flag is set to 0.




Figure 5.4: Interrupt issuing

Notes: - (1*) “The interrupt generation condition” = “error source available (Error input source actives or Pseudo error actives)” and “interrupt generation is enabled by set 1 to corresponding bit in ECOMMCFG0-9 and/or ECMNMCFG0-9 register(s)”. (“sgadcli” flag is used for DCLS error)

5.8. “ecmterroz” output port - Error output compare

- The “ecmterroz” output port is used to issue Error output compare signal.
- The error output compare signal (“ecmterroz”) is issued accordingly with active level is result of **AND** operator between error output flags (“sgaterroz”) from Master and Checker sides: “ecmterroz” active level = “sgaterroz (M)” & “sgaterroz (C)”.
- The “sgaterroz” flag from each side (Master and Checker) is set to 0 (active level) in case an error source available (Error input source actives or Pseudo error actives or delay timer overflow occurs) and corresponding bit of error source in ECMEMK0-9 is 0.
 - When error input source actives or Pseudo error actives, “sgaterroz” flag is set to 0 (active level) immediately if corresponding bit in ECMEMK0-9 is 0. (Figure 5.5)
 - When delay timer overflow occurs, “sgaterroz” flag is set to 0 (active level) after 3 cycles of cntclk clock if bit ECMEMK[29] in ECMEMK9 is 0. (Figure 5.6Figure 5.3)
- The “sgaterroz” flag can be set/clear directly by using “port” command (refer to Chapter 6.4) or write 1 into ECMmESET/ECMmECLR register.
- The timer input signal (“ecmttin”) does not affect even if the ECM is set for dynamic mode. (refer to Chapter 7.8)




Figure 5.5: Error compare output issuing (1/2)




Figure 5.6: Error compare output issuing (2/2)

5.9. "ecmterroutz" output port - ERROROUT output

- The "ecmterroutz" output port is used to issue ERROROUT output signal.
- When error occurs or in non-dynamic mode, the ERROROUT output signal ("ecmterroutz") is issued accordingly with active level is result of **AND** operator between error output flags ("sgaterrouz") from Master and Checker sides: "ecmterroutz" active level = "sgaterrouz (M)" & "sgaterrouz (C)".

- When there is no error occurs in dynamic mode, the “ecmterroutz” is affected by timer input port (“ecmttin”): “ecmterroutz” = ~(“ecmttin”) (refer to Chapter 7.8)
- Same as “sgaterroz”, the “sgaterrouz” flag from each side (Master and Checker) is set to 0 (active level) in case an error source available (Error input source actives or Pseudo error actives or delay timer overflow occurs) and corresponding bit of error source in ECMEMK0-9 is 0. The “sgaterrouz” flag is not changed from 0 to 1 if error source released or all bits in ECMEMK0-9 registers are changed to 1.
- Besides, “sgaterrouz” flag can be set/clear directly by using “port” command (refer to Chapter 6.4) or write 1 into ECMmESET/ECMmECLR register.




Figure 5.7: ERROROUT output issuing

6. Direction for users

6.1. File structures




Figure 6.1: File structure

Table 6.1: File description

File name	CVS tag	Implementation	Description
ecm_e2x.h	-	Developed	Header file of ECM wrapper
ecm_e2x.cpp	-	Developed	Implementation file of ECM wrapper
ecm_core.h	-	Developed	Header file of ECM function
ecm_core.cpp	-	Developed	Implementation file of ECM function
ecm_regif.h	-	Generated (1*)	Header file of ECM register interface
ecm_regif.cpp	-	Generated (1*)	Implementation file of ECM register interface
ecm_cmdif.h	-	Generated (1*)	Implementation file of command interface and re_printf function
PY_ECM_E2x_FC C2.h	-	Generated (1*)	Header file of ECM Python interface
PY_ECM_E2x_FC C2.cpp	-	Generated (1*)	Implementation file of ECM Python interface
Python.h	-	Reused	Header file of python library
re_register.h	v2016_09_21	Reused	Header file of the re_register class
re_register.cpp		Reused	Implement the attributes and the operations of common register class
reg_super.h		Reused	General class for models to access to the memory array
tlm_tgt_if.h	v2016_08_11 _b_frm_v201 4_04_02	Reused	Header file of the tlm_tgt_if class
tlm_if.h		Reused	Header file of the tlm_if class
tlm_tgt_if_unit.h		Reused	Header file of the tlm_tgt_if_unit class
tlm_if_command.h		Reused	Header file of the tlm_if_command class
re_security.h	v100419	Reused	Additional file of tlm_ini_if class and tlm_tgt_if class
re_security.cpp		Reused	
re_define.h	v1.2 (2012/01/30)	Reused	Define common define macro, enum and so on

Renesas Confidential	INT-SLD-17003	Rev.	1.0	37/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Cgeneral_timer.h	v2012_05_17	Reused	Header file of Cgeneral_timer
Cgeneral_timer.cpp		Reused	Implementation file of Cgeneral_timer

Note: - (1*) Files *ecm_regif.h/.cpp* are generated from Register IF Generator (v2014_12_01). Files *ecm_cmdif.h* and *PY_ECM_E2x_FCC2.h/.cpp* are generated from Command IF Generator (v2015_02_12). After that they are modified for suitability of the model.

6.2. Input/Output file

There is no input or output file.

6.3. How to connect Verification Environment

There are 3 basic steps to connect ECM model to a verification environment.

- Step 1: Declare an instance of ECM class "Cecm_e2x_fcc2_wp".
- Step 2: Bind the TLM target sockets *m_tgt_sockets[0]* -> *m_tgt_sockets[2]*.
- Step 3: Bind the input/output ports (refer to Table 5.1 for list of implemented ports).

6.4. Commands and parameters

Table 6.2: List of parameters

Category	Parameter	Default	Description
command	MessageLevel <fatal error warning info>	fatal error	Select debug message level ("fatal", "error", "warning" and "info") (1*) One or more than levels can be connected by vertical bar (Example "fatal error")
reg	MessageLevel <fatal error warning info>		
reg	<register_name> MessageLevel <fatal error warning info>		
reg	DumpRegisterRW <true/false>	false	Enable/disable dumping access register (2*) + false: Not dump register access information + true: Dump register access information
command	DumpInterrupt <enable>	false	Enable/disable interrupt information display when an interrupt is sent + false: Not dump interrupt information + true: Dump interrupt information
command	EnableTransInfo <enable>	false	Enable/disable error input information (error source name) display when an error input port is updated + false: Not dump error input information + true: Dump error input information

Table 6.3: List of commands

Category	Command	Description
command	AssertReset <rst_name> <start_time> <period>	Assert and negate reset signal + <rst_name>: name of reset signal + <start-time>: the time until asserting reset signal from current time. The unit is "ns" + <period>: the time from asserting reset signal to de-assert it. The unit is "ns"
command	SetCLKfreq <clk_name> <clk_freq> [<unit>]	Set clock frequency + <clk_name>: name of clock signal + < clk_freq>: clock frequency + <unit>: frequency unit ("Hz", "KHz", "MHz" or "GHz"). If this argument is not specified, frequency unit is "Hz" as default
command	GetCLKfreq <clk_name>	Get clock frequency + <clk_name>: name of clock signal

Renesas Confidential	INT-SLD-17003	Rev.	1.0	38/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

reg	[<master/checker> <reg_name> force <value> (3*)	Force register with setting value + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, both Master and Checker sides are selected. + <reg_name>: name of register + <value>: value which is set to register
reg	[<master/checker> <reg_name> release	Release register from force value + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, both Master and Checker sides are selected. + <reg_name>: name of register
reg	[<master/checker> <reg_name> <value> (3*)	Write a value to register + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, both Master and Checker sides are selected. + <reg_name>: name of register + <value>: value which is set to register
reg	[<master/checker> <reg_name>	Read value from register + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, both Master and Checker sides are selected. + <reg_name>: name of register
reg	[<master/checker>]	Dump register names of model + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, All name of registers from both Master and Checker sides are dumped.
tgt	set_param <term> <value>	Set simulation information about access to target + <term>: m_bus_clk m_bus_gnt m_bus_rgnt m_buf_size m_wr_latency m_rd_latency m_phase_mode m_p_log_file m_wr_log m_rd_log m_msg_out_lvl m_wr_req_latency m_rd_req_latency m_fw_req_phase m_info_displayed + <value>: Please see tlm_common_class spec sheet
tgt	get_param <term>	Get simulation information about access to target
tgt	init_param	Initialize simulation information
command	help	Dump the direction how to use parameters and commands
reg	[<master/checker>] help	+ <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, Master side is selected.
tgt	help	
command	port [<master/checker> <port_name> [<value>] (4*)	Set/Get value to a specified internal port. If "value" is not specified, return current port value + <master/checker>: Select Master or Checker side ("master" or "checker"). If this argument is not specified, Master side is selected. + <port_name>: • "sgatresz", "sgati", "sgatnmi", "sgaterroz", "sgaterrouzt" + <value>: written value (true or false)
command	DumpStatInfo	Dump ECM output information (error output, interrupt, reset)

Notes:

- (1*) The setting value MessageLevel is not effected when REGIF_SC_REPORT macro is defined.
- (2*) The message belong to dumping register information is not only effected by setting of MessageLevel parameter but also DumpRegisterRW parameter.

Renesas Confidential	INT-SLD-17003	Rev.	1.0	39/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

- (3*) The writing to a register by calling this command is not call the callback function of this register. Its means, the value of register just be updated without processing to any operation of model.
- (4*) When this command is used, the error output ports (ecmterroz/ecmterrouzt) are not masked (same as writing 1 to ECMmESET/ECMmECLR Register). Its mean setting of ECMEMK0-9 Register does not effect.

How to use: Below example describes how to use commands/parameters

➤ Python interface (setting in .py file).

```
#####MessageLevel#####
SCHEAP.ECM_MessageLevel("RH850.ecm_plm", "") #Get message level
SCHEAP.ECM_MessageLevel("RH850.ecm_plm", "info|error|warning|fatal") #Set message level
SCHEAP.ECM_reg("RH850.ecm_plm", "MessageLevel") #Get message level
SCHEAP.ECM_reg("RH850.ecm_plm", "MessageLevel info|error") #Set message level
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0 MessageLevel") #Get message level
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0 MessageLevel info|error") #Set message level
#####DumpRegisterRW#####
SCHEAP.ECM_reg("RH850.ecm_plm", "DumpRegisterRW") #Get setting value
SCHEAP.ECM_reg("RH850.ecm_plm", "DumpRegisterRW true") #Set value
#####DumpInterrupt#####
SCHEAP.ECM_DumpInterrupt("RH850.ecm_plm", "") #Get setting value
SCHEAP.ECM_DumpInterrupt("RH850.ecm_plm", "true") #Set value
#####EnableTransInfo#####
SCHEAP.ECM_EnableTransInfo("RH850.ecm_plm", "") #Get setting value
SCHEAP.ECM_EnableTransInfo("RH850.ecm_plm", "true") #Set value
#####AssertReset#####
SCHEAP.ECM_AssertReset("RH850.ecm_plm", "preset_n 100 20")
#####SetCLKfreq#####
SCHEAP.ECM_SetCLKfreq("RH850.ecm_plm", "pclk 250 Hz")
SCHEAP.ECM_SetCLKfreq("RH850.ecm_plm", "pclk 50")
#####GetCLKfreq#####
SCHEAP.ECM_GetCLKfreq("RH850.ecm_plm", "pclk")
#####ForceRegister#####
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0 force 0xFF") # All side
SCHEAP.ECM_reg("RH850.ecm_plm", "master ECMDTMCFG0 force 0xFF") #Master side
SCHEAP.ECM_reg("RH850.ecm_plm", "checker ECMDTMCFG0 force 0xFF") #Checker side
#####ReleaseRegister#####
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0 release") # All side
SCHEAP.ECM_reg("RH850.ecm_plm", "master ECMDTMCFG0 release") #Master side
SCHEAP.ECM_reg("RH850.ecm_plm", "checker ECMDTMCFG0 release") #Checker side
#####WriteRegister#####
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0 0xFF") # All side
SCHEAP.ECM_reg("RH850.ecm_plm", "master ECMDTMCFG0 0xFF") #Master side
SCHEAP.ECM_reg("RH850.ecm_plm", "checker ECMDTMCFG0 0xFF") #Checker side
#####ReadRegister#####
SCHEAP.ECM_reg("RH850.ecm_plm", "ECMDTMCFG0") # All side
SCHEAP.ECM_reg("RH850.ecm_plm", "master ECMDTMCFG0") #Master side
SCHEAP.ECM_reg("RH850.ecm_plm", "checker ECMDTMCFG0") #Checker side
#####ListRegister#####
SCHEAP.ECM_reg("RH850.ecm_plm", "") #All sides
SCHEAP.ECM_reg("RH850.ecm_plm", "master") #Master side
SCHEAP.ECM_reg("RH850.ecm_plm", "checker") #Checker side
#####set_param#####
SCHEAP.ECM_tgt("RH850.ecm_plm", "set_param m_wr_latency=100, SC_NS")
#####get_param#####
SCHEAP.ECM_tgt("RH850.ecm_plm", "get_param m_bus_clk")
#####init_param#####
SCHEAP.ECM_tgt("RH850.ecm_plm", "init_param")
#####Help#####
SCHEAP.ECM_help("RH850.ecm_plm") #Model command help message
```



```

SCHEAP.ECM_reg("RH850.ecm_plm","help")           #Register I/F help message
SCHEAP.ECM_reg("RH850.ecm_plm","master help")
SCHEAP.ECM_reg("RH850.ecm_plm","checker help")
SCHEAP.ECM_tgt("RH850.ecm_plm","help")           #Target I/F help message
#####Port#####
SCHEAP.ECM_port("RH850.ecm_plm","sgatresz true")  #Set "sgatresz (M & C)" flag = true
SCHEAP.ECM_port("RH850.ecm_plm","checker sgatresz") #Get value "sgatresz (C)" flag
#####DumpStatInfo#####
SCHEAP.ECM_DumpStatInfo("RH850.ecm_plm")

```

Figure 6.2: An example of python interface usage

- Command interface (setting in .cmd file).
 - Instance name of model is necessary to put in front of the each keyword.
 - If the target is model, it is necessary to put the keyword "command" in front of each command.
 - If the target is register I/F, it is necessary to put the keyword "reg" in front of each command.
 - And if the target is TLM target I/F, it is necessary to put the keyword "tgt" in front of each command.
 - If a command is required to be broadcast to all targets, the keyword should be empty

```

#Instance      keyword  command/parameter
#####MessageLevel#####
reslx.ecm_plm  MessageLevel          #Get general message
level
reslx.ecm_plm command MessageLevel          #Get message level
reslx.ecm_plm command MessageLevel info|error|warning|fatal #Set message level
reslx.ecm_plm reg      MessageLevel          #Get message level
reslx.ecm_plm reg      MessageLevel fatal|error|warning|info #Set message level
reslx.ecm_plm reg      ECMDTMCFG0 MessageLevel          #Get message level
reslx.ecm_plm reg      ECMDTMCFG0 MessageLevel info|error #Set message level
#####DumpRegisterRW#####
reslx.ecm_plm reg      DumpRegisterRW          #Get setting value
reslx.ecm_plm reg      DumpRegisterRW true      #Set value
#####DumpInterrupt#####
reslx.ecm_plm command DumpInterrupt          #Get setting value
reslx.ecm_plm command DumpInterrupt true      #Set value
#####EnableTransInfo#####
reslx.ecm_plm command EnableTransInfo          #Get setting value
reslx.ecm_plm command EnableTransInfo true    #Set value
#####AssertReset#####
reslx.ecm_plm command AssertReset PRESEtn 100 20
#####SetCLKfreq#####
reslx.ecm_plm command SetCLKfreq pclk 250 Hz
reslx.ecm_plm command SetCLKfreq pclk 50
#####GetCLKfreq#####
reslx.ecm_plm command GetCLKfreq pclk
#####ForceRegister#####
reslx.ecm_plm reg      ECMDTMCFG0 force 0xFF
reslx.ecm_plm reg      master ECMDTMCFG0 force 0xFF
reslx.ecm_plm reg      checker ECMDTMCFG0 force 0xFF
#####ReleaseRegister#####
reslx.ecm_plm reg      ECMDTMCFG0 release
reslx.ecm_plm reg      master ECMDTMCFG0 release
reslx.ecm_plm reg      checker ECMDTMCFG0 release
#####WriteRegister#####
reslx.ecm_plm reg      ECMDTMCFG0 0xFF
reslx.ecm_plm reg      master ECMDTMCFG0 0xFF

```


Renesas Confidential	INT-SLD-17003	Rev.	1.0	41/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

```

reslx.ecm_plm reg      checker ECMDTMCFG0 0xFF
#####ReadRegister#####
reslx.ecm_plm reg      ECMDTMCFG0
reslx.ecm_plm reg      master ECMDTMCFG0
reslx.ecm_plm reg      checker ECMDTMCFG0
#####ListRegister#####
reslx.ecm_plm reg
reslx.ecm_plm reg master
reslx.ecm_plm reg checker
#####set_param#####
reslx.ecm_plm tgt      set_param m_wr_latency=100,SC_NS
#####get_param#####
reslx.ecm_plm tgt      get_param m_bus_clk
#####init_param#####
reslx.ecm_plm tgt      init_param
#####Help#####
reslx.ecm_plm          help                                #General help message
reslx.ecm_plm command help                                #Model command help message
reslx.ecm_plm reg      help                                #Register I/F help message
reslx.ecm_plm reg      master help
reslx.ecm_plm reg      checker help
reslx.ecm_plm tgt      help                                #Target I/F help message
#####Port#####
reslx.ecm_plm command port sgatresz 1                      #Set "sgatresz (M & C)" flag = 1
reslx.ecm_plm command port checker sgatresz                #Get value "sgatresz (C)" flag
#####DumpStatInfo#####
reslx.ecm_plm command DumpStatInfo

```

Figure 6.3: An example of command interface usage

Renesas Confidential	INT-SLD-17003	Rev.	1.0	42/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

6.5. Message style

6.5.1. Help messages

6.5.1.1. Model command help messages

Table 6.4: Dumping model command help message description

Condition	This message is dumped out when model command “help” is called.		
Output	This message's kind is printed to standard output (console).		
--- command ---			
help	Show direction		
MessageLevel <fatal error warning info>	Select debug message level (Default: fatal,error)		
DumpInterrupt <enable>	Enable/disable interrupt information display when an		
interrupt is sent (Default: false)			
EnableTransInfo <enable>	Enable/disable error input information display when an		
error input port is updated (Default:false)			
AssertReset <rst_name> <start_time> <period>	Assert and negate reset signal		
SetCLKfreq <clk_name> <clk_freq> [<unit>]	Set clock frequency		
GetCLKfreq <clk_name>	Get clock frequency		
DumpStatInfo	Dump ECM output information (error output, interrupt,		
reset)			
port <port_name> [<value>]	Set/Get value to a specified internal port		

6.5.1.2. Register I/F help messages

Table 6.5: Dumping register help message description

Condition	This message is dumped out when register I/F “help” is called.
Output	This message's kind is printed to standard output (console).
--- reg ---	
reg MessageLevel <fatal error warning info>	Select debug message level (Default: fatal error)
reg DumpRegisterRW <true/false>	Select dump register access information (Default: false)
reg <register_name> MessageLevel <fatal error warning info>	Select debug message level for register (Default: fatal error)
reg <register_name> force <value>	Force register with setting value
reg <register_name> release	Release register from force value
reg <register_name> <value>	Write a value into register
reg <register_name>	Read value of register
reg help	Show a direction

6.5.1.3. TLM Target I/F help messages

Table 6.6: Dumping target help message description

Condition	This message is dumped out when TLM target I/F “help” is called.
Output	This message's kind is printed to standard output (console).
<model's instance> has the following target I/F commands.	
Command	Description

set_param <term> <value> : Set simulation information about access to target.	
<term> : m_bus_clk m_bus_gnt m_bus_rgnt m_buf_size	
m_wr_latency m_rd_latency m_phase_mode	
m_p_log_file m_wr_log m_rd_log m_msg_out_lv	
m_wr_req_latency m_rd_req_latency m_fw_req_phase	
m_info_displayed	
<value> : Please see tlm_common_class spec sheet.	
get_param <term> : Get simulation information about access to target.	
init_param : Initialize simulation information.	

Renesas Confidential	INT-SLD-17003	Rev.	1.0	43/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

6.5.2. Register RW messages

Table 6.7: Dumping Register RW message description

Condition	This message is outputted when register of model is accessed and parameter DumpRegisterRW is set "true".
Output	This message's kind is printed to standard output (console).
Format:	Info: <hier_instance_name>: [<time>ps] REG [<reg_name>] R Size = <size> Addr = <reg_address> Data = <reg_value> Info: <hier_instance_name>: [<time>ps] REG [<reg_name>] W Size = <size> Addr = <reg_address> Data = <reg_value> : <old_value> => <new_value>
Tag name	Description
hier_instance_name	Hierarchy instance name of model is being used.
time	Simulation time
reg_name	Name of accessed register.
size	Access size.
reg_address	Register's address.
reg_value	Register's value.
old_value	Register's value before writing.
new_value	Register's value after writing.

6.5.3. Error and debugging messages

6.5.3.1. Error and debugging messages style

Table 6.8: Error and debugging message description

Condition	This message's kind is output when error occurs or some important events occur. It's depended on setting of parameter MessageLevel. Detailed conditions are described in the "Description" column of Table 6.9.
Output	This message's kind is printed to standard output (console).
Format:	<severity>: <hier_instance_name>: [<time><unit>] <Message content>
Tag name	Description
severity	Kind of message's severity.
hier_instance_name	Hierarchy instance name of model is being used.
time	Simulation time.
unit	Simulation time's unit.
Message content	Message content (message list is described in Table 6.9).

6.5.3.2. List of error and debugging messages

Table 6.9: Error and debug messages

No.	Level	Type	Message	Description
1	error	user	Invalid access address <address>	Users access the model's register with invalid address.
2	error	user	Invalid access address <address> with access size <size> bytes	Users access the model's register with invalid address and size.
3	error	user	Invalid access size: <size> bytes	Users access the model's register with invalid size.
4	error	user	Writing access size to <register_name> at address <address> is wrong: <size> byte(s).	Users write the value to register with unsupported size.
5	error	user	Reading access size to <register_name> at address <address> is wrong: <size> byte(s).	Users read the value in register with unsupported size.
6	error	user	command name "<input_command>" is invalid (*)	Users call command with invalid command.

Renesas Confidential	INT-SLD-17003	Rev.	1.0	44/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

7	error	user	<command name> has too much arguments (*)	Users call command with number of argument is wrong.
8	error	user	<command name> command needs an argument [true/false] (*)	Users call command with invalid arguments.
9	error	user	Register name <register_name> is invalid (*)	Users call command of register I/F with register name is wrong. The register names are list in Table 4.1.
10	error	user	Invalid force value (*)	Users call force command of register I/F with invalid arguments.
11	error	user	Invalid write value (*)	Users call release command of register I/F with invalid arguments.
12	error	user	Wrong command : (<input_command> (*)	Users call command of register I/F which is unsupported.
13	error	user	wrong argument: <argument (s)> (<input_command>) : Type <model_name> help (*)	Users call command with invalid arguments.
14	error	user	wrong argument (<input_command>) : Type <model_name> help (*)	
15	error	user	wrong number of arguments (<input_command>) : Type <model_name> help (*)	Users call command with invalid number arguments.
16	-	user	Wrong number of argument for <command name> command.	Users call command (via python I/F) with invalid number arguments.
17	warning	user	<register_name> is blocked writing from Bus I/F.	Users try to write to forced register.
18	warning	user	Cannot launch call-back function during reset period	Users read the register during reset period.
19	warning	user	Cannot write 1 to reserved bit	Users write value to reserved bit of register.
20	warning	user	Cannot write during reset period	Users write value to register during reset operation.
21	warning	user	Should read all bit in a register	Users read the register with read access size if smaller than register size.
22	warning	user	Clock name (<clock_name>) is invalid.	Users call SetCLKfreq or GetCLKfreq command with clock name is wrong.
23	warning	user	Frequency unit (<unit>) is wrong; frequency unit (Hz) is set as default.	Users call SetCLKfreq with frequency unit is wrong. The frequency unit must be Hz, KHz, MHz, GHz.
24	warning	user	The <value> period is less than 1 unit time of system.	Users issue clock period is less than 1 unit time of system.
25	warning	user	Reset name (<reset_name>) is invalid.	Users call AssertReset command with reset name is wrong.
26	warning	user	The AssertReset command of <reset_name> is called in the reset operation (<reset_name>) of the model. So this calling is ignored.	Users call AssertReset command during reset operation.
27	warning	internal	The error output signals from Master and Checker are different.	"sgatterroz" flags sent from Master and Checker sides are different. This is the cause of "ECM compare error" occurs inside model.
28	warning	user	Write to write protection register at address <address> fails by the write	Users write to a different register in same module during write procedure to

Renesas Confidential	INT-SLD-17003	Rev.	1.0	45/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

			access to other address <address>.	a write-protected register. (refer to Chapter 7.9)
29	warning	user	Write to write protection register at address <address> fails at step <step>.	Users write to a write-protected register with wrong sequence. (refer to Chapter 7.9)
30	warning	user	Clearing of the ERROROUT output is not possible. All errors not masked by ECMEMK0/1, or the ECMmSSE130 bit in the ECMmESSTR1 register are not cleared beforehand.	Users write 1 to ECMmECLR register or call "port" command to clear error output ports ("ecmterroz", "ecmterrouz") when all errors not masked by ECMEMK0/1, or the ECMmSSE130 bit in the ECMmESSTR1 register are not cleared beforehand.
31	warning	user	Do not set the delay timer for clock monitor upper limit/lower limit errors (errors no. 4 to 11).	Users write to ECMDTMCFG0/2 register to enable delay timer for error source no.4 to 11.
32	warning	user	Port name (<port_name>) is invalid.	Users call "port" command with port name is wrong.
33	warning	user	The delay timer clock is changed while timer is running.	Users change clock used for timer during timer running.
34	info	user	Error status is cleared while error input source still active.	Users write to ECMESSTC0/1 register to clear error flag(s) in ECMmESSTR0/1 register when error input source still active.
35	info	user	<clock_name> frequency is <frequency> <unit>.	Users call GetCLKFreq with valid clock name.
36	info	user	<clock_name> frequency is zero.	Users do an action when clock frequency is zero value.
37	info	user	The model will be reset (<reset_name>) for <period_time> ns after <delay_time> ns.	Users call AssertReset command with start reset time and reset period.
38	info	internal	The model is reset by AssertReset command of <reset_name>.	Reset by AssertReset command is active.
39	info	user	The reset signal of <reset_name> is asserted.	Users activate reset signal.
40	info	user	The reset signal of <reset_name> is negated.	Users deactivate reset signal.
41	info	internal	Reset period of <reset_name> is over.	Reset period of reset which is set by AssertReset is over.
42	info	internal	Initialize <register_name> (<value>)	Registers are initialized by reset signal(s)
43	info	internal	INT [<interrupt_name>] Assert. INT [<interrupt_name>] Negate.	Interrupt information is dumped when parameter DumpInterrupt is set true and interrupt signal is changed.
44	info	internal	Error input [<error_name>] Assert. Error input [<error_name>] Negate.	Error input information is dumped when parameter EnableTransInfo is set true and error input source is changed.
45	info	user	ECM output information: + ecmterroz: <value> + ecmterrouz: <value> + ecmtresz: <value> + ecmti: <value> + ecmtnmi: <value>	Users call DumpStatInfo command
46	info	user	<port_name> port value is <value>.	Users call "port" command without

Renesas Confidential	INT-SLD-17003	Rev.	1.0	46/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

				setting value. Port value is read.
47	info	user	Set dummy value <value> to <port_name> port.	Users call "port" command with setting value. Port value is written.
48	info	internal	A request to start delay timer is called while the delay timer is running.	Another error by which the delay timer is started occurs while the delay timer is running.
49	info	internal	Delay timer compare value is zero.	An error by which the delay timer is started occurs and ECMDTMCMP register value is 0.
50	info	internal	Delay timer starts counting.	An error by which the delay timer is started occurs.
51	info	internal	Delay timer stops counting.	The counter value of the delay timer matches with the value of the ECM delay timer compare register (ECMDTMCMP).
52	warning	user	Cannot write data to ECM delay timer compare register (ECMDTMCMP) while the delay timer is not stopped.	Users update value of ECMDTMCMP register while the delay timer is not stopped.

Note:

- (*) The dumping message is not depend on setting value of MessageLevel parameter. This message is returned to Command Handler (commandHandler.h)/Python Handler (PY_ECM_E2x_FCC2.cpp). Command/Python Handler will decide the message content will be dumped.

6.6. Defined macro and template

- There is no template in model.
- There are three macros IS_RESET_ACTIVE_LOW, REGIF_SC_REPORT, and REGIF_NOT_USE_SYSTEMC in the model
 - When users define the macro IS_RESET_ACTIVE_LOW, reset active Low level. If not, reset actives High level.
 - If users define the macro REGIF_SC_REPORT, the SC_REPORT function is used. Otherwise, the "printf" function is used. This macro should be not defined if users defined REGIF_NOT_USE_SYSTEMC.
 - Users can define macro REGIF_NOT_USE_SYSTEMC to remove SystemC part.

internal reset and error output signals according delay timer overflow (refer to Chapter 7.6).

- In case error pulse signal is selected in dynamic mode, if there is no error occurred, “ecmterrouz” is output according “ecmttin” input signal.

7.2. State diagram




Figure 7.2: State diagram

Explanation:

- RESET: Transition of RESET state to ERROR OUTPUT state is described as below:
 - RESET → ERROR OUTPUT: The state of the model is changed after reset (both “preset_n” and “extresetz”) is negated. The error output ports (“ecmterroz” and “ecmterrouz”) are reset to active level (“Low”). (1)
- ERROR OUTPUT: Transition of this state to other states is described as below:
 - ERROR OUTPUT → RESET: If the reset is asserted (by hardware reset signal or user reset command), the state of the model is changed to RESET state. (7)
 - ERROR OUTPUT → IDLE: If users clear error output port by writing 1 to ECMmeCLR register, the state is changed to IDLE state. (2)
- IDLE: Transition of this state to other states is described as below:
 - IDLE → RESET: If the reset is asserted (by hardware reset signal or user reset command), the state of the model is changed to RESET state. (8)
 - IDLE → TIMEOUT PROCESS: The state of the model is changed to TIMEOUT PROCESS state when an error source inputs/or a pseudo error is set. In this state, a delay timer is started after the interrupt signals are issued for waiting time before transfer to ERROR OUTPUT state. (3)

- IDLE → ERROR OUTPUT: If users set error output port by writing 1 to ECMmESET register, the state is changed to ERROR OUTPUT state. In this case, the interrupt signals are not issued and delay timer is not started accordingly. (4)
- TIMEOUT PROCESS: Transition of this state to other states is described as below:
 - TIMEOUT PROCESS → RESET: If the reset is asserted (by hardware reset signal or user reset command), the state of the model is changed to RESET state. (9)
 - TIMEOUT PROCESS → IDLE: During waiting time after delay timer started, if delay timer is stopped by set ECMDTMCTL.ECMSTP = 1 before delay timer overflows, the state is changed to IDLE state. (5)
 - TIMEOUT PROCESS → ERROR OUTPUT: When delay timer overflows, the state is changed to ERROR OUTPUT state. (6)

7.3. Reset flow




Figure 7.3: Reset flow

Explanation:

- The ECM model has 6 hardware resets and 6 corresponding software resets of “preset_n”, “cntclk_preset_n”, “erroutresz”, “cntclk_erroutresz”, “resstg1z”, and “pclkin_resstg1z”.
- Users can reset model by software reset via Command IF or by reset signal via reset ports. The Figure 7.4 shows the relationship between software reset and hardware reset.

- If the reset is active (“preset_n”, “cntclk_preset_n”, “erroutresz”, “cntclk_erroutresz”, “resstg1z”, or “pclkin_resstg1z” is asserted), the model operates as following:
 - Cancel events related to the AssertReset if reset signal is received.
 - Initialize related registers and output ports:
 - ✓ All ECM’s registers other than ECMmESSTRn, ECMEOCCFG) and ECMmESSTR0 (bits15:0) are reset by “preset_n”. Besides, output ports (ecmti_pe, ecmtnmi, ecmdclsint, ecmtresz, global_errclr) are reset too.
 - ✓ When “cntclk_preset_n” port is activated, output ports (ecmti_pe, ecmtnmi, ecmdclsint, ecmtresz, global_errclr) are reset.
 - ✓ When “erroutresz” port is activated, output ports (ecmterroz, ecmterroutz, ecmterroutz_m/c) and ECMEOCCFG register are reset.
 - ✓ When “cntclk_erroutresz” port is activated, there is no action for this.
 - ✓ When “resstg1z” port is activated, ECMmESSTR9 (bit 30) is reset.
 - ✓ When “pclkin_resstg1z” port is activated, ECMmESSTR registers (other than "ECMmESSTR9 (bits 30 and 26) and ECMmESSTR0 (bits 15:0)) are reset.
 - ✓ ECMmESSTR0/1 registers are reset by only “extresetz”.
 - Cancel all operation events
 - Initialize internal variables.

Note:

- Related registers cannot be accessed (read/write) during reset period.




Figure 7.4: Relationship between software reset and hardware reset

7.4. Command/parameter configuration operation flow

- Users set/call the parameter/command of model via the Command I/F. Setting/calling operation is described as Figure 7.5 -> Figure 7.9.
- The function of the parameters and commands is described in Table 6.2 and Table 6.3.




Figure 7.5: Command/parameter configuration operation flow (1/5)




Figure 7.6: Command/parameter configuration operation flow (2/5)




Figure 7.7: Command/parameter configuration operation flow (3/5)




Figure 7.8: Command/parameter configuration operation flow (4/5)




Figure 7.9: Command/parameter configuration operation flow (5/5)

7.5. Input error source flow




Figure 7.10: Input error source flow

Explanation:

- When an error input source is active by receiving a signal via “ecmterrln” ports, the operation in response to this error source is as below:
 - The related error flag (corresponding bit in ECMmESSTR0-9 register) is set to 1 (without dependence on setting of ECMEMK0-9 register).
 - After that, the interrupt signal(s) (“ecmti” and/or “ecmtnmi”) can be output according setting of ECMMICFG0-9 and ECMNMICFG0-9 registers (refer to Chapter 7.6).
 - Besides, the internal reset signal (“ecmtresz”) and error output signals (“ecmterroz” and “ecmterroutz”) can be output at this time (refer to Chapters 7.7 and 7.8)
- If a pseudo error is triggered by writing 1 to a bit in ECMPE0-9 register, the operation in response to the generation of a pseudo error is identical to that in response to a real error source.
- Besides, the error input source can be active by a loop-back error occurred in error output process. (refer to Chapter 7.8)

Notes:

- (1*) When reset operation is active, the receiving input signal is suspended.

- (2*) When clock is zero ("pclk" = 0), model does not operate/stops operation. So, the receiving input signal is suspended too. However, error causes can be captured without clock and the error status can be set.

7.6. Interrupt control flow




Figure 7.11: Interrupt control flow

Renesas Confidential	INT-SLD-17003	Rev.	1.0	56/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Explanation:

- After an error flag is set to 1 (in both Master and Checker sides), the interrupt flag(s) of each side (Master/Checker) will be set to 1 if the corresponding interrupt generation is enabled by setting ECMMICFG0-9 and ECMNMICFG0-9 registers.
 - If the corresponding FE level interrupt generation is enabled by setting ECMNMICFG0-9 register, the “sgatnmi” flag is set accordingly.
 - As the same way, “sgati” flag is set if EI level interrupt generation is enabled.
 - ✓ Besides, “sgati_pe[i]” flag is set = “sgati” | “sgadclsi[k]” (with i, k = 0 -> 7; k != i)
 - According this change, the interrupt flag values from Master and Checker sides will be concentrated by **OR** operator, the interrupt signal(s) (“ecmdclsint”, “ecmti_pe” and/or “ecmnmi”) will be issued in 1 pulse of “pclk” with the active level is result of this **OR** operator. (ref[5]/Figure 39.2)
- When the interrupt signal asserts, if corresponding bit in ECMIDTMCFG0-9/ECMNIDTMCFG0-9 register = 1, ECMDTMCTL.ECMSTA = 1 and delay timer is stopped (delay timer is not counting), the delay timer start flag (“dtmtgout”) of each side will be set to 1 and the delay timer is started to count up with count clock is “pclk”.
 - During delay timer running, if users request to stop delay timer by set ECMDTMCTL.ECMSTP = 1, the delay timer counter is initialized and stop counting (ECMDTMCTL.ECMSTA = 0, ECMDTMR = 0).
 - Otherwise, delay timer continues count up until the count value matches value set in ECMDTMCMP register. At this overflow time, delay timer overflow flag is set to 1 (ECMmESSTR9.ECMmSSE[29] = 1).
- Besides, if there is no interrupt generation condition reached, the interrupt flag (“sgadclsi”, “sgati”/ “sgatnmi”) is set to 0.

Notes:

- (1*) M/C = Master/Checker. According error flag is set in ECMmESSTR0-9 register, the corresponding interrupt flag is set.
- (2*) When delay timer is running, users can read ECMDTMR register for the delay timer counter value.
- (3*) “The interrupt generation condition” = “error status bit in ECMmESSTR0-9 registers is set to 1” and “corresponding interrupt generation is enabled by set 1 to a bit in ECMMICFG0-9 and/or ECMNMICFG0-9 register(s)”.
- (4*) After delay timer already started, setting to ECMIDTMCFG0-9/ECMNIDTMCFG0-9 registers is ignored. Its mean writing data to this register has to be conducted while the delay timer is stopped and write value is not kept.

7.7. Internal reset control flow




Figure 7.12: Internal reset control flow

Explanation:

- If corresponding bit in ECMIRCFG0-9 register = 1, the reset flag ("sgatresz") (Master/Checker side) is set to 0 (active level) when one of below cases occurs:
 - The counter value of the delay timer matches with the value of the ECM delay timer compare register (delay timer overflows: ECMmESSTR1. ECMmSSE[29] is set to 1).
 - An error flag is set to 1 in ECMmESSTR0-9 register.
- The reset flag "sgatresz" (Master/Checker side) is just set from 0 to 1 by asserting "preset_n"/"extresetz" signal.
- Besides, the reset flag values from Master and Checker sides will be concentrated by **AND** operator, the reset signal ("ecmtresz") will be issued with the active level is result of this **AND** operator. (ref[5]/Figure 39.2)

7.8. Error output control flow




Figure 7.13: Error output control flow

Explanation:

- If delay timer overflow flag is set to 1 or there is an error flag = 1, the error flags ("sgaterroz" and "sgaterrouz") (Master/Checker side) are set to 0 (active level) when corresponding bit in ECMEMK0-9 is 0 (error output not masked).
- Otherwise, the error flags are set to 1 (inactive level).
- Besides, the error flag values from Master and Checker sides will be concentrated by **AND** operator (ref[5]/Figure 39.2):

Renesas Confidential	INT-SLD-17003	Rev.	1.0	59/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

- The error compare signal (“ecmterroz”) will be issued with the active level is result of **AND** operator between “sgaterroz” flags from both Master and Checker sides.
- When “sgaterroz” flag from Master side is different with another one from Checker side, the error “ECM compare error” will be occurred and a warning message is dumped.
- For the ERROROUT output signal (“ecmterroutz”), when the error flag (“sgaterroutz”) = 1, it will be issued depend on “ecmttin” input if this signal is in dynamic mode. Otherwise, this signal will be issued with the active level is result of **AND** operator between “sgaterroutz” flag from both Master and Checker sides.
- The status of “ecmterroutz” will be stored in ECMmESSTR9.ECMmSSE[31].

7.9. Write to write-protected register flow

- Almost registers in ECM model are protected registers. (refer to Table 4.1 for list of protected registers)
- The settings of protected registers just be done if users write 0xA5A5A501 to ECMKCROT register beforehand.
- If ECMKCROT.KCE = 0, the writing to protected registers is ignored.

7.10. Trigger set error flow




Figure 7.14: Trigger set error flow

Explanation:

- When users write 1 to ECMmESET register to trigger to set an error output
 - ECMmESSTR9. ECMmSSE[30] is set to 1.
 - When set error request is triggered, the error flags “sgaterroz” and “sgaterrouz” are set to 0.
 - After that, output signals “ecmterroz” and “ecmterroutz” can be output accordingly.
 - Set an error output via the ECMmESET register, the error flag for “ECM compare error” will be set (ECMmESSTR9.ECMmSSE[28] = 1) due to “sgaterroz” flags from Master and Checker sides are different at this time.

7.11. Trigger clear error flow




Figure 7.15: Trigger clear error flow

Explanation:

- When users write 1 to ECMmECLR register to trigger to clear an error output
 - The writing to ECMmECLR register just be done if ECMEOCCFG.CMPW = 0 (error clear counter is stopped). **(1*)**
 - The clearing is only possible if all error flags (for not masked error) set in ECMmESSTR0-9 registers and ECMmESSTR9.ECMmSSE[30] bit are cleared beforehand.
 - When clear error request is triggered, the error flags "sgaterroz" and "sgaterrouz" are set to 1.
 - After that, output signals "ecmterroz" and "ecmterrouz" can be output accordingly.
 - Clear an error output via the ECMmECLR register, the error flag for "ECM compare error" will be set (ECMmESSTR9.ECMmSSE[28] = 1) due to "sgaterroz" flags from Master and Checker sides are different at this time.

Notes:

- **(1*)** The error clear counter is the counter used to set minimum wait time for clearing error status:

+ This counter starts each time an error source input with start value is 0.

Renesas Confidential	INT-SLD-17003	Rev.	1.0	62/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

- + *During clear counter running, if other error source inputs, the clear counter restarts at 0.*
- + *When this clear counter starts, ECMEOCCFG.CMPW bit in this register is set to 1.*
- + *And while ECMEOCCFG.CMPW = 1, writing to ECMmECLR is ignored (not execute clear error pin output).*
- + *When clear counter value reach value in ECMEOUTCLRT bit, clear counter is stopped, CMPW is set to 0. At this time, users can write to ECMmECLR to clear error pit output. Besides, users can change value of ECMEOUTCLRT bit too.*

Renesas Confidential	INT-SLD-17003	Rev.	1.0	63/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

8. Functions description

The detail specification of implemented classes is described in ref[10].

9. Limitation

- None

Renesas Confidential	INT-SLD-17003	Rev.	1.0	64/64
Internal Specification	Error Control Module for RH850/E2x_FCC2	D-SLD-M40-0090-01		

Revision History

Version	Modified points	Agreement	Approver	Checker	Author
1.0	- Created new	-			Ngan Tran 05/08/2017