

# High-level Design Beginner Training Course Part 2 High-level Design Verification Exercises

Renesas Electronics Corporation Design Automation Department

2014/2/3 Rev. 1.0

RENESAS Group CONFIDENTIAL

LLWEB-00018077

Export Control No. LLWEB-00018077

© 2014 Renesas Electronics Corporation. All rights reserved

00000-A

#### Table of Contents

- Course Prerequisites
- Purposes
- Exercise Data
- SystemC Verification Flow
- SystemC Model Specifications
- Test Bench Specifications
- SystemC Verification
- Exercise 1: Performing Simulation and Checking the Waveform
- Debugging Code
- Exercise 2: Debugging Code
- Obtaining Code Coverage
- Exercise 3: Code Coverage
- Summary



#### Course Prerequisites


■ The high-level design beginner training course assumes basic knowledge of the topics listed below. If you are not knowledgeable about these topics, you may find this course difficult to understand. We recommend that you attend this course after obtaining necessary knowledge through the learning materials shown below.

 We also recommend that before carrying out the verification exercises, you finish the "Part 1 High-level Design Modeling Exercises".

Basic knowledge required	Learning material
Logic design methodology	•Intranet: 設計の杜 (Japanese web site) <a href="http://ppweb01.mu.renesas.com/knowledge/soc/designhome/">http://ppweb01.mu.renesas.com/knowledge/soc/designhome/</a> •Renesas technical course: RTL logic design exercises
C language programming	<ul> <li>Books (Japanese only)</li> <li>明解C言語入門編 (SB Creative Corp.)</li> <li>Cの絵本 (SHOEISHA.Co.,Ltd.)</li> <li>Web sites (Japanese web site) 42827198</li> <li>C language         <ul> <li>http://www.c-lang.org/</li> <li>Points of Learning C Language for Beginners <a href="http://www9.plala.or.jp/sgwr-t/">http://www9.plala.or.jp/sgwr-t/</a></li> </ul> </li> </ul>
Overview of High- level Design	<ul> <li>LiveLink: "High-level Design Methodology and Application Examples"         http://livelink.renesas.com/Livelink/livelink.exe/open/42827198     </li> <li>[System-Level &amp; High-Level Design/Verification] Training/Seminar Materials         http://eda.develop.renesas.com/lv1ww/REL/training/en/System High level Design training.html     </li> </ul>

#### Purposes

■ The High-level Design Beginner Training Course is divided into three parts. The purposes of each part are shown below in relation to the high-level design flow.



#### **Part 1 Modeling Exercises**

To help you learn the SystemC syntax and coding styles and create/code basic SystemC models for high-level design.

To help you detect and correct coding problems with SystemC code check tools (such as 1Team).

## Part 2 Verification Exercises (Based on This Teaching Document)

To help you create a test bench and verify the SystemC model (i.e., perform simulation-based debugging). To help you obtain code coverage.

#### **Part 3 Synthesis Exercises**

To help you generate various RTLs from SystemC models with a behavioral synthesis tool (CtoS). To help you check the equivalency between SystemC and RTL with an equivalence checker (SLEC).

#### **Exercise Data**

Obtain exercise data for this training course from the following:

Training materials for System-Level High-level Design/Verification

http://eda.develop.renesas.com/lv1ww/REL/training/en/System\_High\_level\_Design\_training.html


High-level Design Beginner Training Course

2. High-Level Verification Exercises (Exercise Data)



#### SystemC Verification Flow

The correspondence between the SystemC verification flow and exercises is as shown below.




#### SystemC verification

Using the test bench and simulator, verify and debug the created SystemC model.

#### SystemC Model Specifications

Below are the specifications of the SystemC model (dut) used in the verification exercises.

 These specifications are the same as the specifications of the SystemC model used in the "Part 1 High-level Design Modeling Exercises". For details, refer to Exercises 2 and 3 in Part 1.



- ➤Accept input data when in\_vld==1.
- ➤in\_rdy==0 during operation.
- ➤ No results can be output when out\_rdy==0.
- ➤out\_vld==1 only when results are output.
- →in\_rdy==1 after results are output.

Specifications

- ➤ Hold the in\_d0 and in\_d1 values in registers pre\_d0 and pre\_d1, respectively.
- ➤ Perform one of these operations according to the operation code (in\_op):

in_op	Result			
0	The in_d0 value or in_d1 value, whichever is greater			
1	Sum of the in_d0 and in_d1 values			
2	Product of the in_d0 and in_d1 values			
3	Concatenation of the in_d0 and in_d1 bits			
4	Value of previous-value hold register pre_d0			
5	Value of previous-value hold register pre_d1			
Others	Value of in_d0			

Clip the operation results with maximum value 0xFF00 and output them to output port out\_data.



### Test Bench Specifications (1/6)

- To simulate a SystemC model, you need to prepare a test bench.
  - Test bench model: A model which controls the SystemC model.
    - ➤ Defines a port having the inputs and outputs which are opposite to those of the SystemC model's port.
    - ➤ Connected with the SystemC model. Inputs data, controls this model, and judges the output results.
  - •sc\_main function: Main function for SystemC simulation

out1

- ➤ Instantiates the SystemC model and test bench. Connects clocks and signals.
- ➤ Controls simulation, command line arguments, waveform dump, etc.

Simplified sc\_main function structure

sc\_main function

Test bench model

clk | Clock | Clk | Clock | Clk | Clc | Clk | Clk | Clk | Clc | Clk | Clc |

sc main function code structure

out1

Signal

#### Test Bench Specifications (2/6)

- Below are the operation specifications of the test bench (tb\_dut) used in the verification exercises.
  - Create 16 input patterns and sequentially input them to the SystemC model.
  - Create in\_d0 and in\_d1 values randomly. Repeatedly create in\_op values in order from 0 to 7.
  - Determine the in\_vld output time after a randomly selected period of 0 to 4 cycles.
  - Determine the out\_rdy output time after a randomly selected period of 0 to 4 cycles.
  - •If in\_rdy is not asserted during 100 cycles, output the "Deadlock!!" message and forcibly terminate SystemC simulation.
  - If out\_vld is not asserted during 100 cycles, output the "Deadlock!!" message and forcibly terminate SystemC simulation.
  - After simulation, check whether the SystemC model output and expected value for each of the 16 input patterns match.
    - If all the values match, display "OK!!".
    - ➤ If values for a pattern do not match, display "NG!!" in the format below.

```
NG!!: dut=10 exp=30: op=1 d0=20 d1=10

SystemC Expected Input pattern output
```



#### Test Bench Specifications (3/6)

Below is the header file (tb\_dut.h) for the test bench module.

```
#include <systemc.h>
#include "ssgenlib.h"
                                 Declare
                                   ports.
SC_MODULE (tb_dut)
  sc in < bool > clk:
  sc_out < bool > rst;
 sc_out < bool > in_vld;
 |sc_out < sc_uint < 3> > in_op;
 |sc_out < sc_uint < 8> > in_d0;
  sc_out < sc_uint<8> > in_d1;
  sc_out < bool > out_rdy;
  sc in < bool > in rdv:
  sc_in < bool > out_vld;
 sc_in < sc_uint<16> > out_data;
  SC_CTOR (tb_dut)
      : clk ("clk")
                            Initialize the
     , rst ("rst")
                            port names
      , in_vld ("in_vld")
      , in_op ("in_op")
                           with the
      , in_d0 ("in_d0")
                           constructor.
      , in_d1 ("in_d1")
      , out_rdy ("out_rdy")
      , in_rdy ("in_rdy")
      , out_vld ("out_vld")
                                 Register a
       out_data ("out_data")
      , m_tf (NULL)
                                   process.
      SC_CTHREAD (thread_main, clk.pos () );
```

```
void reset_function()
    rst.write (1):
    in_vld.write (0);
    in_op.write (0);
                                      Output port reset function
    in d0.write (0):
    in_d1.write (0);
    out_rdy.write (0);
                                              Expected-value generation function
sc_uint<16> gen_exp (sc_uint<3> op, sc_uint<8> d0, sc_uint<8> d1, sc_uint<8> pre_d0, sc_uint<8> pre_d1);
 ssgen_trace_file* m_tf;
void vcd_trace (ssgen_trace_file* tf) {
    m tf = tf:
    if (tf != 0) {
       std::string nm = std::string (name () );
                                                         Code for VCD
       sc trace (tf. clk. nm + ".clk");
                                                              tracing
       sc_trace (tf, rst, nm + ".rst");
       sc_trace (tf, in_vld, nm + ".in_vld");
       sc_trace (tf, in_op, nm + ".in_op");
       sc trace (tf. in d0. nm + ".in d0"):
       sc_trace (tf, in_d1, nm + ".in_d1");
       sc_trace (tf, out_rdy, nm + ".out_rdy");
       sc_trace (tf, in_rdy, nm + ".in_rdy");
       sc_trace (tf, out_vld, nm + ".out_vld");
       sc_trace (tf, out_data, nm + ".out_data");
                                 Declare the
 void thread_main();
                               process function.
```

10

#### Test Bench Specifications (4/6)

Source file (tb\_dut.cpp) for the test bench module

```
#include "tb_dut.h" +
                                Include the
                                 header file.
void tb_dut::thread_main()
  reset_function();
  wait();
                               Call the reset
  sc_uint<16> exp [16];
                                  function.
  sc uint<16> out [16]:
  sc_uint<8> d0 [16];
  sc_uint<8> d1 [16];
  sc_uint<3> op;
  int j;
  rst.write (0);
                     Release reset.
  wait();
                                     Create 16
  for (int i=0; i<16; i++)
                                    test patterns.
     i = 0:
     (while (in_rdy.read() == 0)
        if ( i==100 ) {
           printf ("Deadlock!! : waiting for in_rdy\u00e4n");
          sc_stop();
           wait():
                              Wait until
                                in rdy
        i++:
                             becomes 1.
        wait():
                                         Assert in vld
     after waiting a
        wait():
                                           randomly
                                            selected
    in_vld.write(1);
                                         period of 0 to
                                           4 cycles.
```

```
d0 [i] = rand () %256;
                                    Randomly create input data.
      d1[i] = rand()%256;
                                     d0/d1: 0 to 255
      00 = i\%8:
                                     op: 0~7
      exp[i] = gen_exp(op, dO[i], d1[i], dO[i-1], d1[i-1]);
                                                                  Create an
                                                                    expected value.
      in_op.write(op);
     in_d0.write ( d0 [i] ); -
                               Add input data to DUT.
     in_d1.write ( d1 [i] );
     wait();
      in vld.write ( 0 ):
      for (j=0; j< (rand () \%5); j++) {
                                                       Deassert in vld, wait a randomly
         wait():
                                                        selected period of 0 to 4 cycles,
                                                        and then assert out_rdy.
      out_rdy.write (1);
      while ( out_vld.read () == 0 ) {
        if ( i==100 ) {
           printf ("Deadlock!! : waiting for out_vld\u00e4n");
           sc_stop();
           wait():
         i++:
                                 Wait until out_vld
         wait();
                                     becomes 1
      out [i] = out_data.read();
     out_rdy.write (0);
                                   Obtain output data and then deassert
      wait();
                                   out rdy.
//Continued on the next slide
```

11

#### Test Bench Specifications (5/6)

Source file (tb\_dut.cpp) for the test bench module

```
// Continued from the previous slide
  for (int i=0; i<16; i++) {
     if ( out [i] != exp [i] ) {
        printf ("NG!!: dut=%d exp=%d : op=%d d0=%d d1=%dYn".
              out [i] .to_uint (), exp [i] .to_uint (), i%8,
             d0 [i] .to_uint (), d1 [i] .to_uint () );
        sc_stop();
        wait();
                          Check whether all the output
                            data and expected values
                                       match.
  printf ("OK!!¥n");
 wait();
                       Call sc stop to
 sc_stop();
                    terminate simulation.
  wait();
```

```
sc_uint<16> tb_dut::gen_exp (sc_uint<3> op, sc_uint<8> d0, sc_uint<8> d1,
                                              sc_uint<8> pre_d0, sc_uint<8> pre_d1) {
  sc_uint<16> out;
  switch (op) {
                                          Implement the expected-value
  case 0:
                                                generation function.
     if (d0 > d1)
        out = d0:
     else out = d1:
     break:
  case 1:
     out = d0 + d1:
     break:
  case 2:
                                  Create one of the expected
     out = d0 * d1:
     break:
                                    values according to the
  case 3:
                                        operation code.
     out = (d0, d1):
     break:
case 4:
     out = pre_d0;
     break:
  case 5:
     out = pre_d1;
     break:
  default:
     out = d0:
     break:
  if (out > 0xFF00)
                                  Clip the result
     out = 0xFF00;
                                   with 0xFF00.
  return out;
```

### Test Bench Specifications (6/E)

sc\_main function (main\_dut.cpp) Declare signals for connecting dut and the test bench. Include the headers for dut and the test #include "dut.h" sc\_signal < bool > rst; bench. #include "tb\_dut.h" ssgen trace file \*tf = NULL: sc\_signal < bool > in\_vld; if (vcd\_dump == 1) tf = create\_ssgen\_trace\_file ("dut"); sc\_signal < sc\_uint<3> > in\_op; int sc\_main (int argc, char \*argv []) #ifndef \_MODE\_RTL sc\_signal < sc\_uint<8> > in\_d0; bool vcd dump = 0: dut0.vcd trace (tf. vcd depth): sc\_signal < sc\_uint<8> > in\_d1; int\_vcd\_depth = HIER\_MAX; sc\_signal < bool > out\_rdy; Main function for #endif Code for VCD tracing for (int i = 1; i < argc; i++) sc\_signal < bool > in\_rdy; tb\_dut0.vcd\_trace (tf); SystemC simulation // vcd dump control sc signal < bool > out vld: sc\_start (): Start SystemC simulation. if (strcmp (argv [i], "-vcd") == 0) { sc\_signal < sc\_uint<16> > out\_data;  $vcd_dump = 1$ ; if (i < argc - 1 && \*argv[i+1] != '-') { dut0.clk (clk); if (vcd\_dump == 1) { vcd\_depth = atoi(argv[i+1]); dut0.rst (rst); sc\_close\_vcd\_trace\_file (tf); Connect i++: dut0.in\_vld (in\_vld) ssgen\_trace\_post ("dut.vcd"); dut and dut0.in\_op (in\_op); signals. dut0.in\_d0 (in\_d0); // command line sample (you can customize) dut0.in\_d1 (in\_d1); return 0: Code for VCD tracing else if (strcmp (argv [i], "-mode") == 0) { dutO.out\_rdy (out\_rdy); dutO.in\_rdy (in\_rdy); i++: if (i < argc) { dut0.out\_vld (out\_vld); if (strcmp (argv [i], "0") == 0) { dutO.out\_data (out\_data); tb\_dut0.clk (clk); else { Parse the command tb\_dut0.rst (rst); Connect the line arguments. tb\_dut0.in\_vld (in\_vld) tb\_dut0.in\_op (in\_op); test bench tb\_dutO.in\_dO (in\_dO); and signals. Set the time tb\_dut0.in\_d1 (in\_d1); resolution and sc\_set\_time\_resolution (1, SC\_PS); tb\_dutO.out\_rdy (out\_rdy) Isc\_clock clk ("clk", 10, SC\_NS); tb\_dutO.in\_rdy (in\_rdy); define the clock. tb\_dut0.out\_vld (out\_vld); dut dutO ("dutO"); tb\_dut0.out\_data (out\_data) tb\_dut tb\_dut0 ("tb\_dut0") Instantiate dut and the test bench.

#### SystemC Verification (1/3)

- The three simulators listed below are available for SystemC simulation under Renesas EDA design environment.
  - SSGEN allows you to generate execution scripts for these simulators.
  - Use only gcc for this exercise.

Simulator	Overview				
gcc	<ul> <li>Compiler for C/C++ programs. Available in SystemC to execute a SystemC model without using an EDA tool.</li> <li>GDB and DDD are available for code debugging. To check waveforms requires a waveform viewer.</li> </ul>				
VCS-MX	<ul> <li>Simulator by Synopsys. Equipped with a highly functional code debugger and waveform viewer (DVE). Enables simulation (CoSim) which involves connecting a SystemC model and Verilog module.</li> </ul>				
IES	<ul> <li>Simulator by Cadence. Equipped with a highly functional code debugger and waveform viewer (Simvision). Enables simulation (CoSim) which involves connecting a SystemC model and Verilog module.</li> </ul>				


Simulation which uses VCS-MX and IES is not performed in this exercise. If you want to use these tools, refer to their user's manuals shown on the "REL EDA Tools Information" page.



14


#### SystemC Verification (2/3)

- How to Verify the SytemC Model with gcc
  - Using a SystemC model, test bench, and gcc script (Makefile), compile the code to create an executable binary file.
  - Perform simulation to generate execution results, VCD trace file, etc.
  - Check the waveform with VCS-MX. Debug the code with GDB. Obtain code coverage with GCOV.



### SystemC Verification (3/E)


- How to Check the Waveform with the VCS-MX Waveform Viewer (DVE)
  - Starting and operating DVE
    - %> source /common/appl/dotfiles/vcs\_mx.CSHRC\_2011.12-sp1-1
    - %> bs -os RHEL5 -M 500 dve -vpd wavefile (the VCD trace file can be specified with wavefile)



#### Exercise 1: Performing Simulation and Checking the Waveform

Using the SystemC model and test bench described before, perform simulation and check the waveform as follows.

#### Exercise directory: verification/ex1



- Exercise 1-1. Performing Simulation
  - Compile the SystemC code and check its behavior.
- Exercise 1-2. Checking the Waveform
  - To check the waveform, use the VCD trace file which is created after the simulation.

Be sure to log in to the RHEL5.5 login server before the exercise. If you log in to some other server, a link error may occur at compile time because the gcc version of the server differs from that is used in SystemC library compilation.



#### Exercise 1: Performing Simulation and Checking the Waveform

- Exercise 1-1. Performing Simulation
  - Compile the SystemC code.
    - 1. Compile the code.

```
%> cd gcc
%> make
run.exe will be generated.
```

2. Perform simulation.

%> run.exe -vcd

The following will be displayed to the standard output:

SystemC 2.2.0 --- Dec 6 2010 16:13:34 Copyright (c) 1996-2006 by all Contributors ALL RIGHTS RESERVED

WARNING: Default time step is used for VCD tracing.

OK!!


SystemC: simulation stopped by user.

#### Exercise 1: Performing Simulation and Checking the Waveform


- Exercise 1-2. Checking the Waveform
  - •To check the waveform, use the VCD trace file which is generated after the simulation.
    - Display the waveform (by using VCS-MX).
       %> source /common/appl/dotfiles/vcs\_mx.CSHRC\_2011.12-sp1-1
       %> bs -os RHEL5 -M 500 dve -vpd dut.vcd
    - Check the waveform.

By checking the SystemC model waveform, make sure that this SystemC module behaves as specified in the "SystemC model specifications".

- Does the behavior meet the functional specifications?
- Does the behavior meet the interface protocol specifications?



Functionality check




Interface protocol check

19

### Debugging Code (1/4)

- How to Debug Code with GDB
  - Changing the compile script (Makefile) settings
    - 1. Add "-g" to the compile options to generate debug information in the executable binary file.
    - 2. Link the SystemC library which includes the debug information.



2. Change the SystemC library, specified with the LIBS variable, from –lsystemc to the above.

•After that, compile the code with "make" to generate an executable binary file.

### Debugging Code (2/4)

How to Debug Code with GDB

Below are the GDB commands used in this exercise.

Command can be executed simply by entering this character.

Command	Overview	Abbreviation	Execution sample
run [arg1 •••]	Runs the program from the beginning.	r	run arg1 arg2
continue [ignorecount]	Continues to execute the program.  The number of breaks to be ignored can be specified with the argument.	С	continue 10
next [count]	Executes steps (without entering into the function). The execution count can be specified for each line.	n	next 10
break [[filename:]linenum] [if cond]	Sets a breakpoint (the current line is selected by default). A breakpoint can be set by specifying if. It can also be set by specifying the function name.	b	break module.cpp:100 if addr == 5
delete [id1] [id2]•••	Deletes a breakpoint (all breakpoints are deleted by default).  The ID numbers are specified with id1, id2, etc.	d	delete 1 2
list [[filename:]linenum] list [classname::]funcname	Displays code (the line subsequent to the previously displayed line is selected by default).  The code can be specified with the (file name +) line number or function name.	1	list module.cpp:100 list module::thread_main
print[/{x u t}] exp	Displays data (in arbitrary format for C/C++ code) x: Hexadecimal notation, u: Unsigned decimal notation, t: Binary notation	р	print reg.read().m_val
quit	Terminates GDB debugging.	q	quit

For details about the GDB commands, refer to "SystemC Code Debugging Know-how". http://livelink.renesas.com/Livelink/livelink.exe/open/41175738



21

### Debugging Code (3/4)

- How to Debug Code with GDB
  - Start GDB.

%> /common/appl/Renesas/SystemC/debugger/bin/gdb executable\_binary

GNU gdb (GDB) 7.4

Copyright (C) 2012 Free Software Foundation, Inc.

License GPLv3+: GNU GPL version 3 or later <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>

This is free software: you are free to change and redistribute it.

There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details.

This GDB was configured as "x86\_64-unknown-linux-gnu".

For bug reporting instructions, please see:

<a href="http://www.gnu.org/software/gdb/bugs/>...">http://www.gnu.org/software/gdb/bugs/>...</a>

Reading symbols from /svhome/... /run.exe...done.

(gdb)

The system waits for command input.

Execute the program with GDB. (gdb) run

Terminate GDB. (gdb) quit

#### Debugging Code (4/E)

- How to Debug Code with GDB
  - Examples of setting a breakpoint, checking values, and executing steps with GDB.

#### SystemC model (dut.cpp)

```
18
         sc uint<16> out:
19
         sc_uint<8> d0 = in_d0.read();
20
         sc_uint<8> d1 = in_d1.read();
21
         switch (in_op.read())
22
23
         case 0:
           if (d0 > d1)
24
25
              out = d0:
26
           else out = d1:
27
            break:
28
29
         case 1:
30
           out = d0 + d1:
31
            break:
         (Omitted)
49
         default:
50
            out = d0:
51
            break:
52
53
54
         if (out > 0xFF00)
55
            out = 0xFF00;
```

```
> Start GDB.
  (qdb) Wait for command input.
```

- Display dut.cpp source code. (qdb) list dut.cpp:22
- ➤ Set a breakpoint on the 22<sup>nd</sup> line of dut.cpp. (qdb) break 22
- Execute the program until the breakpoint on the 22nd line is reached. (gdb) run
- Display the value of input port in\_op (sc\_in< sc\_uint<3> >type). (qdb) print in op.read().m val
- Execute steps (executed repeatedly until the 54th line is reached). (gdb) next
- Display the decimal value of variable out (sc\_uint<16> type). (qdb) print out.m val
- Display the hexadecimal value of variable out (sc\_uint<16> type). (qdb) print/x out.m val
- ➤ Continue execution until the breakpoint on the 22<sup>nd</sup> line is reached again. (qdb) continue
- > Execute steps.
  - (qdb) next (executed repeatedly until the 54<sup>th</sup> line is reached)
- Display the decimal value of variable out (sc\_uint<16> type). (gdb) print out.m\_val
- > Deletes the breakpoint. (qdb) delete
- > Run the program to the end. (gdb) continue
- > Terminate GDB. (gdb) quit

Add .read().m val to display port and signal values. Add .m\_val to display variables of SytemC data types.

How to Execute the SystemC Program with GDB.

Exercise directory: verification/ex2 (which has the same internal structure as that for exercise 1)

- Exercise 2-1. Creating an Executable Binary File for GDB
  - Using the Makefile for GDB, compile the SystemC code.
- Exercise 2-2. Executing the Program with GDB.
  - Start the program from GDB. Then, set a breakpoint, check the values of variables, and execute steps.

Be sure to log in to the RHEL5.5 login server before the exercise. If you log in to some other server, a link error may occur at compile time because the gcc version of the server differs from that is used in SystemC library compilation.



run.exe will be generated.


- Exercise 2-1. Creating an Executable Binary File for GDB
  - Using the Makefile for GDB, compile the SystemC code.

%> cd gcc
The Makefile and Makefile.defs in this directory are already modified to suit GDB.
%> make


- Exercise 2-2. Executing the Program with GDB
  - Start the program from GDB. Then, set a breakpoint, check the values of variables, and execute steps.

```
%> /common/appl/Renesas/SystemC/debugger/bin/gdb run.exe
(gdb) list dut.cpp:22
         17
         18
                     sc uint<16> out:
                     sc_uint<8> d0 = in_d0.read();
         20
                     sc_uint<8> d1 = in_d1.read();
         21
                                                     Display code around the
                     switch (in_op.read())
                                                     22<sup>nd</sup> line of dut.cpp.
         23
                    case 0:
         24
                       if (d0 > d1)
         25
                          out = d0:
         26
                       else out = d1:
(gdb) break 22
                                                                   Set a breakpoint on the
        Breakpoint 1 at 0x804a5af: file ../src/dut.cpp, line 22.
                                                                   22<sup>nd</sup> line of dut.cpp.
(gdb) run
        Starting program: /svhome/.../verification/ex2/gcc/run.exe
                  SystemC 2.2.0 --- Nov 28 2011 16:00:17
              Copyright (c) 1996-2006 by all Contributors
                      ALL RIGHTS RESERVED
                                                                               Execute the program until
                                                                               the breakpoint on the 22nd
         Breakpoint 1, dut::thread_main (this=0xffffc358) at ../src/dut.cpp:22
                     switch (in_op.read())
                                                                               line is reached.
```

- Exercise 2-2. Executing the Program with GDB
  - Start the program from GDB. Then, set a breakpoint, check the values of variables, and execute steps. (Continued from the previous page)



- Exercise 2-2. Executing the Program with GDB
  - Start the program from GDB. Then, set a breakpoint, check the values of variables, and execute steps. (Continued from the previous page)



### Obtaining Code Coverage (1/3)

- How to Obtain Code Coverage with GCOV
  - Changing the Compile Script (Makefile)
     Add "-fprofile-arcs -ftest-coverage" to the compile options to obtain code coverage with GCOV.

#### Makefile settings

```
TARGET_ARCH = linux

CC = g++

OPT = -m32 -Wall

## please add your include header path to USRDIR, if any

VPATH = ../src ../tb

USRDIR = -I../src -I../tb -I/common/appl/Renesas/SystemC/utility/ssgen

MACRO = -D_DEBUG_SIM -D_OSCI -D_MEM_MODEL

GCOV = -fprofile-arcs -ftest-coverage

CFLAGS = $ (OPT) $ (MACRO) $ (GCOV)


Delete "#" at the beginning of this line.
```

 After that, compile the code with "make" to generate an executable binary file. Then, execute the program.

### Obtaining Code Coverage (2/3)

- How to Obtain Code Coverage with GCOV
  - Execute a gcov command to create a code coverage report.
    - %> gcov -o obj dut.cpp > dut\_gcov.log
  - Check the GCOV execution log.
    - %> vi dut\_gcov.log
    - → Search the log by using "dut.cpp" and "dut.h" as keywords. Check the relevant locations.


#### dut\_gcov.log



### Obtaining Code Coverage (3/E)

- How to Obtain Code Coverage with GCOV
  - Check the code coverage report on the SystemC model (dut.cpp) to find unexecuted lines.

%> vi dut.cpp.gcov



Using GCOV, obtain code coverage.

Exercise directory: verification/ex3 (which has the same internal structure as that for exercises 1 and 2)

- Exercise 3-1. Executing GCOV
  - ➤ Using the Makefile for GCOV, compile the SystemC code and execute the program. Then, obtain code coverage with GCOV.
- Exercise 3-2. Checking the Code Coverage Results.
  - ➤ Check the GCOV execution log and code coverage report. Determine whether all the lines of code have been executed.
- Exercise 3-3. Modifying the Test Bench
  - Modify the test bench so all the lines can be executed. After that, obtain code coverage again and make sure that there are not unexecuted lines.

Be sure to log in to the RHEL5.5 login server before the exercise. If you log in to some other server, a link error may occur at compile time because the gcc version of the server differs from that is used in SystemC library compilation.



32

- Exercise 3-1. Executing GCOV
  - Using the Makefile for GCOV, compile the SystemC code and execute the program.
     Then, obtain code coverage with GCOV.
    - Compile and run the code.
      - %> cd gcc

The Makefile and Makefile.defs in this directory are already modified to suit GCOV.

%> make

%> run.exe

2. Execute GCOV.


%> gcov -o obj dut.cpp > dut\_gcov.log

- Exercise 3-2. Checking the Code Coverage Results
  - Check the GCOV execution log and code coverage report. Determine whether all the lines of code have been executed.
    - Check the GCOV execution log.
       Check the log file by referring to the slide "Obtaining Code Coverage (2)".
       %> vi dut\_gcov.log
      - → Check the "dut.cpp" and "dut.h" line coverage.
    - 2. Check the code coverage report on the SystemC model.
      - %> vi dut.cpp.gcov
      - %> vi dut.h.gcov
        - → Check whether there are unexecuted lines (prefixed with "####").

Not only the dut.\*.gcov file but also many \*.gcov files are generated under the gcc directory. These \*.gcov files contain a code coverage report on the contents of the SystemC library. So, they should be ignored.



- Exercise 3-3. Modifying the Test Bench
  - Modify the test bench so all the lines can be executed. After that, obtain code coverage again and make sure that there are not unexecuted lines.
    - 1. Modify the test bench.
      The test bench to be modified is tb/tb\_dut.cpp. The reason that the SystemC model contains unexecuted lines is that there is a shortage of input patterns created by the test bench. Modify the test bench by considering what input patterns you need to add.
      → The next slide provides hints for test bench Modification. First, try modifying the test
      - → The next slide provides hints for test bench Modification. First, try modifying the test bench without looking at the next slide.
    - 2. Delete the obj directory. (Clear the previous code coverage results.)
       %> rm -rf obj
       16: 54: if (out > 0xFF00)
       ####: 55: out = 0xFF00;
       3. Compile and reexecute the code (refer to exercise 3-1). Unexecuted
    - onexecuted in odds (rotal to exercise of 1). Unexecuted
    - 4. Reexecute GCOV (refer to exercise 3-1).
    - 5. Check the GCOV execution log (refer to exercise 3-2).
    - 6. Check the code coverage report on the SystemC model (refer to exercise 3-2).



Executed one or more times



- Exercise 3-3. Hints
  - The test bench (tb\_dut.cpp) creates random data and adds 16 input patterns to the SystemC model. Specify the last one input pattern directly with a numerical value and modify the test bench to achieve 100% code coverage.

```
tb_dut.cpp
                                                       tb_dut.cpp
for (int i=0: i<16: i++)
                                                  for (int i=0: i<16: i++) {
                                                                                  The first 15 items are
                           Create 16
                                                     if (i < 15)
                           random data
                                                                                  conventional random
   dO[i] = rand() \%256:
                                                        dO[i] = rand() \%256;
                           items.
                                                                                  data.
   d1[i] = rand() \%256:
                                                        d1[i] = rand() \%256;
   op = i\%8;
                                                        90 = i\%8:
  wait():
                                                                          The 16th item is direct
                                                                          data for operation code 3.
                                                        d0 [i] = ...:
                                                        d1 [i] = ...:
                                                        op = 3:
```

#### Summary

- In the high-level design verification exercises, you have learned these topics:
  - Creating a test bench
  - Using a waveform viewer (DVE)
  - Using a debugger (GDB)
  - Obtaining code coverage

Proceed to the high-level design synthesis exercise.



#### Answers to Exercises

■ The exercise data file located by the path below contains the answers to the exercises.

Refer to this file if you cannot find answers to questions. verification/.answer/ex3





#### Renesas Electronics Corporation

### **Revision History**

	Date of Issue	Description of Revision	Approved by	Checked by	Created by
Rev.1.0	Feb. 3, 2014	Newly created	SIDA Asano Feb.3, 2014	-	SIDA Imamura Feb. 3, 2014