

# **LSI Circuit Design**

Behavior of MOS transistors Fundamentals to LSI circuit design Low power circuit technologies

Author: Koichiro Ishibashi

**Updated by: Tam Phan** 

Reviewed by: Hai Pham

Renesas Design Vietnam Co., Ltd.


#### **Contents**

- 1. Introduction of Circuit Design
- 2. MOS transistor fundamentals
- 3. Fundamentals to LSI circuit design
- 4. Low power circuit technologies

#### **Contents**

- 1. Introduction of Circuit Design
- 2. MOS transistor fundamentals
- 3. Fundamentals to LSI circuit design
- 4. Low power circuit technologies

### Chip Micrograph of SH4 Microprocessor



Technology 0.2μm
Tr. Count 3.3 M
Threshold Voltage 0.5V
Frequency 133-200 MHz
Power Supply 1.5-1.8V, 3.3V
Active Power 780 mW
Standby Current 100 μA

Designed in 1997 First SoC in Hitachi


#### **Location of Circuit Blocks in SH4**

Cache Memories are kind of RAM that temporarily store instruction and data

PLL that generates clock signals


IO Circuits that receive or send data

**Logic Circuits** 



Data Path that executes calculation

# Chip Micrograph of Mobile G4



Technology 45 nm

**Contents** 45 M Gate

48.3M bit RAM

6.3Mbit ROM

Tr. Count 600M

**CPU** 

ARM A8 600 MHz SHX2 400 MHz

**Power Supply:** 

Power domain 25

Core 1.15V – 1.0V

(DVFS)

IO LPDDR2


**USB2.0** 

(DVFS: *Dynamic voltage-frequency scaling*)

**Designed by Renesas in 2009** 

# **SoC Design and Jigsaw**

Jigsaw: To assemble the parts so that they fit each other



- 1. Logic Cell library
- 2. Memory library
- 3. Analog Circuit library

 SoC Design: To assemble circuit libraries, place and route them, so that they function harmoniously

#### **Circuit libraries on SoC**

- 1. Logic cell library
  - Primitive cells (Inverter, Buffer, NAND, NOR, FF, etc.)
  - Data Path (Execution unit, selector, multiple-bit width)
  - Clock Buffer
  - Power Control Circuits (Power Switch, Substrate Bias Controller)

#### 2. Memory library

- Register File
- RAM (Random Access Memory)
- ROM (Read Only Memory)

#### 3. Analog Circuit library

- IO (Input and Output Buffer, Level Shifter)
- PLL (Phased Locked Loop)
- ADC (Analog to Digital Converter)
- RF (Radio Frequency Circuit)
- PA (Power Amplifier)


Note: Circuit blocks which indicated the red letters are implemented in SH4

#### **Contents**


- 1. Introduction of Circuit Design
- 2. MOS transistor fundamentals
  - 2.1 MOS structure
  - 2.2 NMOS operation
  - 2.3 PMOS operation
- 3. Fundamentals to LSI circuit design
- 4. Low power circuit technologies

#### **NMOS FET Structure**

#### <Cross Section view>




#### <Bird eyes view>



MOS: Metal-Oxide Semiconductor


STI: Shallow Trench Isolation

#### **NMOS** and **PMOS** FET Cross Section



MOS : Metal-Oxide Semiconductor STI : Shallow Trench Isolation

#### **Structure of CMOS**




# **Notations and Operations of MOS Transistors**

	Notations			Operations	
pMOS transistor	S G   B D	S G D	S G — D	When <u>negative</u> gate voltage (Vgs) is applied, Holes are injected from Source and reach to Drain.	
nMOS transistor	D G H B S			When <u>positive</u> gate voltage (Vgs) is applied, Electrons are injected from Source and reach to Drain.	

All three notations are commonly used.


### **Naming Convention of MOS Transistor**



Sometimes "s" is eliminated, such as Vg, Vd, Id, and Vb.

	Polarity					
	Vgs	Vds	lds	Vbs		
nMOS	+	+	+	-		
pMOS	•	-	-	+		

### **Operations of NMOS Transistor**



### **Operations of NMOS Transistor**

#### <Fundamental Formula of drain current>

$$I_{d} = \begin{cases} \beta n \left\{ V_{d}(V_{g}-V_{thn})-1/2 \ V_{d}^{2} \right\} \\ \text{(Linear region} \\ 0 \leq V_{d} \leq V_{g}-V_{thn}) \\ \beta n/2 \left( V_{g}-V_{thn} \right)^{2} \\ \text{(Saturation region} \\ V_{d}>V_{g}-V_{thn}) \end{cases}$$

 $\beta n = \mu Cox W/L$ 

μ: Electron Mobility


Cox: Gate capacitance per unit area

W: Gate width L: Gate length

Vthn: Threshold voltage of NMOS


(gate voltage required to switch ON transistor)


#### <Characteristics of drain current >




# Transistor acts as a two-terminal element depending on gate voltage

#### <Characteristics of drain current >







# **Threshold Voltage of NMOS (Vthn)**




#### <Characteristics of drain current>






### **Operations of PMOS Transistor**



<Characteristics of drain current >




- ① Only leakage flows
- When holes are generated in the channel and current starts flowing
- Number of holes increases and current increases

### **Question 1**

Current flows from drain to source for NMOS, while it flows from source to drain for PMOS.

Why are the directions of currents different between NMOS and PMOS?


### Threshold Voltage affects Id and Leakage



- Vth can be tuned during fabrication by ion implantation.
- Transistor with lower Vth can flow large drain current at Vg=1.2V, but has large leakage at Vg=0V ( lleak1 > lleak2)

# **Substrate (Body) Node Potential**

○ Electrical potential of body (formed by WELL structure) as 4<sup>th</sup> electrode also affects transistor characteristics.




# **Summary of MOS Transistor**

- Characteristics of nMOS and pMOS transistors are symmetrical, and polarity of signals is opposite.
- Id/Vd curves are divided into linear and saturation regions, where their boundary is Vd= Vg-Vth.
- Id/Vg curve is divided into normal and sub threshold regions, where boundary is Vg= Vth.
- Vth affects Id and leakage current:
   When Vth is low, Id becomes large but leakage also becomes large.
- Body electrode acts as 4<sup>th</sup> terminal, and body voltage V<sub>bs</sub> affects V<sub>th</sub>.

#### **Contents**

- 1. Introduction of Circuit Design
- 2. MOS transistor fundamentals
- 3. Fundamentals to LSI circuit design
  - 3.1 Inverter
  - 3.2 Other cells
- 4. Low power circuit technologies


#### Inverter



The most simple logic circuit with a pair of pMOS and nMOS transistors.

# **Inverter Design**

#### <circuit schematics> <Over View Layout>



INV Circuit Design: Define W and L of NMOS & PMOS depending on speed and drive-ability!


# Wiring

#### 1. Power lines


- Constant voltage lines
- Common to many transistors
- They prefer large capacitance to be stable (Decoupling capacitance)

#### 2. Signal lines


- Wiring which transmits signals
- They prefer small parasitic capacitance to achieve short delay time



# **Logical Output Behavior**




#### **Drain Current Characteristics**




Inverter performance is determined by saturation currents of both transistors.

Output voltage is determined by intersection point of NMOS & PMOS current curves.

# **Output Characteristics**






Vbs=0


Vbs<0

inverter: Signal at output is logically inverted from input

Neither NMOS or PMOS is ON (in steady state), no direct current flows; No crossover current flows at stable states;

### **Logical Threshold Voltage**






At VLT, logic level is divided between "H" and "L". To set logical threshold voltage of each gate at the same level is important to secure noise margin: VLT = VDD/2;

### **Delay Definitions**

Logic delay through a gate is conveniently described by the propagation delay time, tp. This is average time needed for the output to respond to a change in the input logic state:

$$tp = \frac{1}{2} (tpHL + tpLH)$$


- Falling propagation delay (tphl): Time for output to fall by 50% of VDD references to input changes by 50% of VDD:
- Rising propagation delay (tplh): Time for output to rise by 50% of VDD references to input changes by 50% of VDD;
- Fall time (tf):
  Time for output to fall from logical level
  "1" to level "0";
- Rise time (t<sub>r</sub>):
  Time for output to rise from logical level
  "0" to level "1":




#### Logical level:

- Level "0": From Vss to 10% of VDD;
- Level "1": From 90% of VDD to VDD;


# **Charge up and Discharge**





Rise time and fall time: Times required to charge or discharge the load capacitor. Large load capacitance results in large delay.

# Rise time - Delay for Charge up



Note: Assume at initial state, C<sub>L</sub> was fully dis-charged to 0V!

**♦** Current flows when pMOS is ON,

$$I_s = |I_{ds}|$$
  
=  $(\beta p/2) \cdot (V_{DD} - |V_{thp}|)^2$ 

**♦** Electric charge to be charged

$$Q = CL \cdot VDD$$




Rise time is:

$$tr = Q/|Ids|$$

$$= \frac{\text{CL-VDD}}{(\beta p/2) \cdot (\text{VDD-}|\text{Vthp}|)^2}$$

# Fall time - Delay for Discharge



Note: Assume at initial state, C<sub>L</sub> was fully charged to V<sub>DD</sub>!

♦ Current flows when nMOS is ON,

Ids= 
$$(\beta n/2)\cdot (VDD-Vthn)^2$$

**♦** Electric charge to be discharged

$$Q = CL \cdot VDD$$




Fall time is:

$$tf = Q/I_{ds}$$

$$= \frac{C_L \cdot V_{DD}}{(\beta n/2) \cdot (V_{DD} - V_{thn})^2}$$

# **Summary of Delay Time**



#### **Question 2**

What are the schemes to shorten delay time of the inverter?


### **Other Logic Gates**

#### **Examples of logic gates**







#### O Combinational gate (O=A-B-C)















With complementary transistor configurations, all logic circuits can be implemented. Basically their complementary operations are similar to those of an inverter.

### **Body effect in Logic Gate**

#### **Examples of logic gates**

O 2 input NAND (O=A-B)






Vthn of NMOS transistor MNA is increased because  $V_{\text{bs}}$  becomes negative at discharge operation.


→ Delay timing will be increased!


#### **Various Circuit Elements**

#### **NMOS Transmission Gate**



#### **CMOS Transmission Gate**





### **Operation principle: NMOS Transmission Gate**

Vin is at logical "1" (VDD), assume at the initial state (t=0), Vout = 0V. Then:

 $V_{GS} = V_{DD} > V_{thn}$ ;

 $V_{DS} = V_{DD} >= V_{GS} - V_{thn}$ ;

→ NMOS operates in Saturation region;

C<sub>L</sub> is charging → V<sub>out</sub> is increasing; Condition for NMOS is ON: V<sub>GS</sub> >= V<sub>thn</sub>;

- $\rightarrow$  Vout <= VDD Vthn
- → Vout can only swing to VDD Vthn;


Vin is at logical "0" (0V), assume at the initial state (t=0), Vout = VDD. Then:


Vgs = Vdd > Vthn; (always satisfied)

**V**<sub>DS</sub> = **V**<sub>DD</sub>; → **NMOS** is in Saturation region;

CL is discharging  $\rightarrow$  Vout is decreasing; When VDS = Vout < VGS - Vthn, NMOS turns into Triode mode.

CL continues to discharge until Vout = 0V;





In case of disable mode (V<sub>G</sub>=0V), output of NMOS Transmission gate becomes floating or high impedance.

## **Operation principle: CMOS Transmission Gate**

Vin is at logical "1" (VDD), assume at the initial  $V_{G(NMOS)} = V_{DD}$ state (t=0), Vout = 0V. Then: \* For NMOS: Vgs = VDD > Vthn; VDS >= Vgs - Vthn; → NMOS in Saturation mode; \* For PMOS: Vsg = VDD > |Vthp|; VsD >= Vsg - $|V_{thp}|$ .  $\rightarrow$  PMOS in Saturation mode; Vin = Vout **GND CL** is charging → **V**out is increasing; VD \* PMOS is in SATURATION region only when: CL (1) Vsg(PMOS) >= |Vthp| (always satisfy); and, (2) VSD(PMOS) >= VSG(PMOS) - |Vthp| $\rightarrow$  Vout <=  $|V_{thp}|$ → At Vout is slightly greater than |Vthp|, PMOS **CMOS Transmission gate** turns to Triode region.  $V_{G(PMOS)} = GND$ 

- \* NMOS is ON when: Vgs(NMOS) >= Vthn;
  - $\rightarrow$  Vout <= VDD Vthn
  - → At Vout is slightly greater than VDD Vthn, NMOS turns to OFF state;

But, PMOS is still in Triode region so, CL continues to charge until Vout = VDD.

### **Operation principle: CMOS Transmission Gate**

Vin is at logical "0" (Vss), assume at the initial state (t=0), Vout = VDD. Then:


- \* For NMOS: Vgs = Vdd > Vthn; Vds >= Vgs Vthn;
- → NMOS in Saturation mode;
- \* For PMOS: Vsg = VDD > |Vthp|; VsD >= Vsg |Vthp|. → PMOS in Saturation mode;

**C**L is discharging → **V**out is decreasing;

- \* NMOS is in SATURATION region only when:
  - (1) Vgs(NMOS) >= Vthn (always satisfy); and,
  - (2)  $V_{DS(NMOS)} >= V_{GS(NMOS)} V_{thn}$
  - $\rightarrow$  Vout >= VDD Vthn
- → At Vout is slightly lesser than VDD Vthn, NMOS turns to Triode region.
- \* PMOS is ON when: Vsg(PMOS) >= |Vthp|;
  - $\rightarrow$  Vout >= |Vthp|;
  - → At Vout is slightly lesser than |Vthp|, PMOS turns to OFF state;

But, NMOS is still in Triode region so, C<sub>L</sub> continues to dis-charge until V<sub>out</sub> = 0V.

In case of disable mode (VG(NMOS)=0V, and VG(PMOS)=VDD), output of CMOS Transmission gate becomes floating or high impedance.




## **Summary Operation: CMOS Transmission Gate**


Operation principle of CMOS Transmission gate can be summarized into two charts.

First chart is for Vin=VDD where CL is charging up; and other is for Vin=0V where CL


is discharging.



In case of disable mode  $\phi$ =0V, output of CMOS Transmission gate becomes floating or high impedance.




Vin = VDD; CL = 0V at initial state;





Vin = 0V; CL = VDD at initial state;

#### **Tri-state CMOS Inverter**




### **Ring Oscillator**






Connect odd number of inverter in ring configuration, the circuit oscillates.

#### **Latch Circuit**







Latch circuit can store data.

#### **Various Latch Circuits**


**Tri-stage CMOS inverter type Latch** 




**SR Latch Circuit** 




**CMOS** transmission gated type Latch



**SRAM** cell




# Master Slave Flip Flop (FF) Circuit




### **Operation principle of FF**


**Principle of operation** 



- When φ becomes "Low" data "D" is taken into the first latch and the data "D" appears at output of the first latch
- 2. When  $\phi$  becomes "High" data "D" is taken into the second latch and the data "D" appears at output of the second latch as a data of Q.



### **Setup and Hold Time of FF**



- (1) Data must be arrived to FF setup time before the clock edge.
- (2) Data must be kept until hold time after the clock edge.

Setup and hold time is determined depend on FF circuit, and PVT conditions.

Question: What problem will happen if setup time, hold time are violated?

## **Metastability of FF (1/2)**

#### What is metastability?

In picture, two bottom balls take up a stable state. They can leave only with the supply energy.


But the upper ball is different. Its state remains in unpredictable time and might fall down to unpredictable flank at unpredictable point of time by even very small and unknown influences.


State of this ball (upper ball) is metastable.

In FF, metastability means indecision of whether the output should be "0" or "1".

**How does FF enter metastability?** 


When input D is rising (or falling) to  $V_{LT}$ , then  $\phi$  become high. The value of  $\overline{D}$  might be this level ( $V_{LT}$ ) for unpredictable periods. This is called metastability.






### **Metastability of FF (2/2)**

How does FF output (FF/Q) response while FF is in metastability?



When  $\Phi$  is rising (and assume that master latch is entering to metastability), slave latch is active. Then, value of  $\overline{D}$  is transferred to the inverter loop. So, the FF output (FF/Q) will be also  $V_{LT}$ .

FF/Q will keep this potential level for unpredictable time and the final value is also unpredictable as shown on waveform picture.



## **Analog block: Operational amplifier (Op-amp)**

An op-amp is a high gain voltage amplifier with differential inputs; and a single-ended output;

#### **Circuit configuration:**

- Biasing circuit: outlined in blue;
- Differential input stage: outlined in red;
- Output amplifier: outlined in green;


#### **Bode plot:**

Bode plot indicates frequency dependence of magnitude and phase;


- $\omega_1$ ,  $\omega_2$ : Frequency at pole1 and pole2 points;
- ωu: Frequency at unity gain (Av=1);
- ωz: Frequency at zero point;

#### **Applications of op-amp:**

- Voltage comparator;
- Schmitt Trigger; Triangle wave oscillator;
- Inverting/Non-inverting amplifiers;
- Differentiators and integrators; peak detectors;



## Layout of Operational amplifier (Op-amp)




A sample layout of two-stage op-amp is designed in TSMC 40nm, size:


width: 72.75um;height: 43.61um;

It is different compares to standard cell. Layout size of analog block does not have any standard, it depends on its position in whole placement of upper level.


It will be fabricated at whole chip level.



#### **Block placemen:**




### Standard Organization of Logic Block



Standard logic block is composed of combination logic sandwiched by 2 rows of FF

### **Basic Structure of SoC Synchronous Circuit**




Frequency multiplication is carried out by PLL (Phased Locked Loop)

### **Summary for Logic Circuits**

- Inverter, a fundamental logic circuit, is composed of a pair of nMOS and pMOS transistors, where both gates are commonly connected to input, and both drains to output.
- Output voltage is GND or VDD, and no crossover current flows from VDD to GND at stable conditions.
- Logical threshold voltage: VLT = VIN = VOUT ~ VDD/2
- Delay time: Td =  $\frac{\text{CL-V}_{DD}}{(\beta/2) \cdot (\text{V}_{DD}\text{-Vth})^2}$
- Standard logic block is composed of combinational logic and FFs.

### What Circuit Designers must do



- Receive Requirement specification from customer; Design internal specification (for designers only);
- Design schematic topology and parameters;
  Optimize circuit's parameters for all corners;
- Check circuit behavior and performance; Compare to specification for optimization;
- Design Power and Ground supply lines; Place devices and route connections;
- Check design rules and connectivity;
- Extract parasitic;
- Check circuit behavior and performance;Check EM and IRDROP;
- Create blockage design libraries: LEF; Mikyway; Create characterization library: Timing library;

# Thank you for your attention.



Renesas Design Vietnam Co., Ltd.

Confidential