Confidential	-	-	Rev.	1.8	1/125Page
-		High-Level design su	pportina	tool ssaen us	ser's manual 🔝

# EDA user's manual

Tool name (version):

# High-Level design supporting tool ssgen user's manual (v1.8)

Abbreviation:	ssgen
---------------	-------

Outline

This manual is a summary of the execution procedure to apply ssgen to the high-level design efficiently.

Related material

Confidential	-	-	Rev.	1.8	2/125Page
-		High-Level design su	pportina	tool ssaen us	ser's manual 🔝

# Attention

The copyright of this manual is reserved by Renesas Electronics Corp.

Part or this entire manual cannot be used or copied without permission.

Alert that EDA division cannot assume all the responsibilities about the influence of the result

by illegally using this manual.

The descriptions in this manual might change without a previous notice in the future.

All Rights Reserved. Copyright (C) 2011-2015 Renesas Electronics Corp.

Confidential	-		Rev.	1.8	3/125Page
-		Hiah-Level desian su	pporting	tool ssaen us	ser's manual

# **Contents**

1. Introduction	5
1.1 About this manual	5
1.2 What is ssgen?	5
2. Environmental setting	5
3. Functional overview	6
3.1 SystemC module generation mode	6
3.1.1 Module generation mode	6
3.1.2 Hierarchy generation mode	7
3.2 Memory model	
3.2.1 Simulation environment	9
3.2.2 Kind of memory model	10
3.2.3 Pattern of generation model including memory model	10
3.3 Asynchronous circuit module	
4. Design procedure using ssgen	17
5. Command line option	19
6. Command	20
6.1 Module generation command	20
6.1.1 Reference of module generation command	22
6.1.2 Format of module definition file	44
6.2 Hierarchy generation command	45
6.2.1 Reference of hierarchy generation command	46
6.2.2 Format of hierarchy definition file	51
7.Specifying macro to command parameters	52
8. Example of output file of ssgen	53
8.1 Example of output file of module generation mode	53
8.1.1 SystemC description	54
8.1.2 testbench description	61
•	

Confidential	-	-	Rev.	1.8	4/125Page
_		High-Level design su	pporting	tool segen us	er's manual

	8.1.3 memory model	68
	8.1.4 memory interface module	76
	8.1.5 CtoS script	78
	8.1.6 SLEC script	81
	8.1.7 Checker script	83
	8.1.8 Macro function for memory access	86
8	3.2 Example of output file of hierarchy generation mode	88
	8.2.1 SystemC description of hierarchy module	89
	8.2.2 testbench description	91
	8.2.3 memory model	92
	8.2.4 Simulation execution script	97
	8.2.5 CtoS script	103
	8.2.6 module definition file	104
9. ľ	Macro function for memory access	105
10.	Output Message	110

Confidential	-	-	Rev.	1.8	5/125Page
-		High-Level design su	pporting	tool ssgen us	er's manual

# 1. Introduction

# 1.1 About this manual

This manual has aimed to apply high-level design supporting tool ssgen (Synthesizable SystemC code Generator) to the high-level design efficiently.

# 1.2 What is ssgen?

Ssgen is a tool that generates complicated SystemC description parts such as module definition, port connections, and external memory accesses, automatically. The designer can concentrate on implementing the main function by generating the SystemC framework with this tool.

# 2. Environmental setting

Execution file ssgen.pl is necessary for the design by using ssgen. Please contact SIDA if you need these files. These files are installed in the following path. Please get them from the following path.

[REL] /common/appl/Renesas/SystemC/utility/ssgen

Ssgen is a perl script. The below table shows the system environment of ssgen.

OS	Version of Perl
Linux (RHEL3, RHEL4, RHEL5, SLES10)	perl v5.8.0
WindowsXP	Active Perl v5.14

And, the below table shows the basic version of EDA tools linking to ssgen.

EDA tool	Version
OSCI SystemC	2.2
VCS-MX of Synopsys	2011.12-sp1-1
IES of Cadence	12.10s004
CtoS of Cadence	14.20-p100
1Team:System of Atrenta	1.16.7
SLEC of Calypto	7.1j
SSChecker of DA-gi	2.4.1
Overflow checker of Cadence	v1.65
SystemC coverage environment cpp2ins of DA-gi	v1.2

It is possible to change the environment and the version arbitrarily by specifying the input to ssgen.

_		High-Level design su	pporting	tool segen us	0
Confidential	-	-	Rev.	1.8	6/125Page

# 3. Functional overview

# 3.1 SystemC module generation mode


Ssgen has the module generation mode and the hierarchy generation mode. The module generation mode generates the SystemC framework from the module definition file which is an input file of this mode. The hierarchy generation mode generates the hierarchical module instantiating internal modules from the hierarchy definition file which is an input file of this mode.

Ssgen switches the module generation mode and the hierarchy generation mode by the format of input file.

Moreover, it is also possible that both modes generate the model of module, the testbench, the memory model, simulation execution script (for OSCI-Sim, VCS-MX of Synopsys, and for IES of Cadence), the CtoS script (CtoS: high-level synthesis tool of Cadence) and etc.

# 3.1.1 Module generation mode

The figure below shows the I/O of the module generation mode. This mode generates the model of the module (SystemC model), the model of the testbench, the memory model, the simulation execution script, the CtoS script, the SLEC script, the checker script and the memory interface module (SystemC model and the CtoS script) from a module definition file. About, condition of generation of a memory interface module, refer to the command reference of {u|s}mem.



ł	_		High-Level design su	nnorting	tool segen us	or's manual
	Confidential	-	-	Rev.	1.8	7/125Page

When ssgen generates the model of the module, the model of the testbench, and the simulation execution script and the CtoS script, if the same name file exists, ssgen takes the following measures for prevention from overwrite.

# (1) the source files of module and testbench


ssgen generates a file by the name which added "\_tmp" to the last of the file name, without renaming the existing file. For example, when dut.cpp exists at the time of dut.cpp generation, it generates by a name called dut.cpp\_tmp. It is overwritten when dut.cpp\_tmp already exists.

# (2) the other files

ssgen generates these files after renaming the existing files. For example, when ssgen generates dut.h and dut.h already has existed, ssgen generates dut.h after renaming the existing dut.h to dut.h.1. When dut.h and dut.h.1 already have existed, ssgen generates dut.h after renaming the existing dut.h to dut.h.2. Because the generated code doesn't depend on the content of the module definition file, rename operations are not worked about mem\_rw1.h, mem\_r1w1.h, vpd.ucli or probe.tcl.

# 3.1.2 Hierarchy generation mode

The figure below shows the I/O of the hierarchy generation mode. This mode generates the model of a hierarchical module that bundles one or more internal modules, the model of the testbench, the memory model, the simulation execution script, CtoS script for hierarchy RTL generation, SLEC script for hierarchy module, the checker script and the memory interface module (SystemC model and the




		High-Level design su	nnorting	tool segen us	0
Confidential	-	-	Rev.	1.8	8/125Page

When ssgen generates the model of the hierarchical module, the model of the test bench, and the simulation execution script and the CtoS script, if the same name file exists, ssgen generates these files after renaming the existing files in the same way as the module generation mode.

In the hierarchy generation mode, ssgen connects the signal between internal modules as follows.

- · If internal modules have an same name port and the port is the pair of input and output between internal modules, or if the connection of input and output pair is specified by BIND (the below-mentioned bind command), ssgen connects the signal(sc\_signal) between internal modules (signal x in the figure below).
- •The ports except the above is tapped out as a port of a hierarchical module (v and w in the figure below). If internal modules have same name port, ssgen merges it and connect it to internal modules (clk and rst in the figure below).
- ·Ssgen connects an output port of an internal module to input ports of two or more modules by fan-out.
- ·When TAP (the following tap commands) is specified with the hierarchy definition file for connecting signal between internal modules, the signal is tapped out as an output port of a hierarchical module (y and tap\_y in the figure below). It is also possible to specify TAP to a port and to pull out as a port of a hierarchy module by an alias.
- ·When an internal module has the memory definition, ssgen generates the memory access ports in a hierarchical module.



Confidential	-	-	Rev.	1.8	9/125Page
-		High-Level design supporting tool ssgen user's manual			

# 3.2 Memory model

In ssgen, when the SystemC module has the memory access, the memory model can be generated. Moreover, the function description for the SystemC module/testbench to access the memory can be generated.

# 3.2.1 Simulation environment


In the simulation environment of SystemC generated with ssgen, it can be operated by switching the following two memory access description.

- ·Memory port access description connected to a memory model (Default from v1.5)
- ·Memory array access description without memory ports (Not supported from v1.5)

The memory port access and the memory array access are switched by the macro specification (\_ MEM\_MODEL macro) when compiling. The memory port access description becomes effective when the \_MEM\_MODEL macro is specified, and when \_MEM\_MODEL macro is not specified, the memory array access description becomes effective.

To make high-level synthesis, it is necessary to use the memory port access description.

The following figure shows a simulation environment including 2-port memory model.




We recommend that you select memory port access description in SystemC simulation (specifying \_MEM\_MODEL macro). Because the simulation speed of memory array access description rarely different from that of memory port access description.

Confidential	-	-	Rev.	1.8	10/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 3.2.2 Kind of memory model

Ssgen corresponds to two memory models (single port memory and 2 port memory). You can select whether you use or not chip-select port (cs) of single port memory, whether you use or not write-enable (we)/chip-select (cs)/read-enable port (re) of 2 port memory, and also whether you use or not chip-select port (cs) of dual port memory in the module definition file.




All memory models which are generated by ssgen have a function storing previous value of read data port. A value of read data port has never been changed until the next read access. So, if you don't expect to store previous value of read data, please change memory model directly.

# 3.2.3 Pattern of generation model including memory model

Ssgen can generate the design pattern including memory model as follows.


# (1) When the DUT module accesses the single port memory




Confidential	-	=	Rev.	1.8	11/125Page	
-		High-Level design supporting tool ssgen user's manual				

# (2) When the DUT module Read/Write accesses 2 port memory

In the example of the following figure, supports the both cases when the clock of module A and the clock of module B are the same, and when the clock of module A and the clock of module B differ.





(r1w1)

Μ


Generate ports and functions about



Μ


"memory read" in the testbench DUT TB 2 port memory Μ Μ (r1w1)

(5) When the DUT module Read/Write accesses single port memory




Confidential	-	-	Rev.	1.8	12/125Page	
-		High-Level design supporting tool ssgen user's manual				

# (6) When the DUT module Read accesses single port memory




# (7) When the DUT module Write accesses single port memory




# (8) When the DUT modules Read/Write access dual port memory

In the example of the following figure, supports the both cases when the clock of module A and the clock of module B are the same, and when the clock of module A and the clock of module B differ.



Confidential	-	-	Rev.	1.8	13/125Page
-		High-Level design supporting tool ssgen user's manual			

# (9) When a DUT module Read/Write accesses dual port memory



Ssgen does not support design models including memory model as follows.

- ·Two or more modules access one single port memory Read or 2 port memory Read.
- ·Two or more modules access one single port memory Write or 2 port memory Write.
- ·One module which has logic has both A and B port for a dual port memory


# 3.3 Asynchronous circuit module

Ssgen generates eight type asynchronous circuits by options.


- · 4 type circuits for single bit data transfer and 4 type circuits for bus data transfer
- · Asynchronous circuits will be generated by the option of **bind** command in hierarchy definition file (Refer to 6.2 about **bind** command)
- •The name rule of module which is generated for asynchronous transfer is 
  "sync\_SenderClockName2ReceiverClockName". For example, the module name is 
  "sync\_clka2clkb" when asynchronous transfer is from clka to clkb. You can add the prefix to the 
  module name by specifying **prefix\_sync** command (Refer to 6.2 for more detail).

	Туре	option of bind command
Single	Level type	-sync_level
bit	Positive edge type	-sync_posedge
	Negative edge type	-sync_negedge
	Toggle type	-sync_toggle
Bus	Level type enable	-sync_bus -enable_level EnableSignalName
signal	Positive edge type enable	-sync_bus -enable_posedge <i>EnableSignalName</i>
	Negative edge type enable	-sync_bus -enable_negedge <i>EnableSignalName</i>
	Toggle type enable	-sync_bus -enable_toggle EnableSignalName


_		High-Level design supporting tool sagen user's manual			
Confidential	-	-	Rev.	1.8	14/125Page




Single bit Level type (bind t1. en0 t2. en0 -sync\_level)



Single bit Positive edge type (bind t1. en0 t2. en0 -sync\_posedge)




Single bit Negative edge type (bind t1. en0 t2. en0 -sync\_negedge)




Single bit Toggle type (bind t1. en0 t2. en0 -sync\_toggle)






Bus single Level type enable (bind t1. dout0 t2. din0 -sync\_bus -enable\_level t1. en0)




Bus single Positive edge type enable (bind t1. dout0 t2. din0 -sync\_bus -enable\_posedge t1. en0)



Bus signal Negative edge type enable (bind t1. dout0 t2. din0 -sync\_bus -enable\_negedge t1. en0)

Confidential	-	•	Rev.	1.8	16/125Page	
-		High-Level design supporting tool ssgen user's manual				




Bus signal Toggle type enable (bind t1. dout0 t2. din0 -sync\_bus -enable\_toggle t1. en0)

Confidential	-	•	Rev.	1.8	17/125Page
-		High-Level design supporting tool ssgen user's manual			

# 4. Design procedure using ssgen

This chapter shows the design procedure using ssgen. Here, the design procedure of the following design pattern is described. In this example, OSCI-Sim is used for the SystemC simulation.

Please refer to chapter 5 for details of the command line option of ssgen.



# (1) Preparation for module definition file and hierarchy definition file

You should prepare module definition file A.in of module A, module definition file B.in of module B, and hierarchy definition file DUT.in.

# (2) Generation model of module A (module generation mode)

When ssgen generates the model of module A, generates also the CtoS script of module A (-ctos).

%s> ssgen.pl -in A.in -ctos

Output file: A.h/A.cpp (model of module A)

run\_ctos.csh/ctos\_lsfsh/ctos\_A.tcl (CtoS script of module A)

tb\_A.h/tb\_A.cpp (testbench for module A but not be used for this example)

# (3) Generation model of module B (module generation mode)

When ssgen generates the model of module B, generates also the CtoS script of module B (-ctos).

%s> ssgen.pl -in B.in -ctos

Output file: B.h/B.cpp (model of module B)

run\_ctos.csh/ctos\_lsfsh/ctos\_B.tcl (CtoS script of module B)

run ctos.csh/ctos lsfsh are the same file generated by step (2)

tb\_B.h/tb\_B.cpp (testbench for module B but not be used for this example)

# (4) Generation hierarchical module DUT (hierarchy generation mode)

When ssgen generates hierarchical module DUT, generates also the CtoS script of module DUT (-ctos). In order to simulate it in the DUT hierarchy, generates the simulation script for OSCI-Sim (-osci). Moreover, generates 2 port memory model because module A of DUT's sub module have the write access to two port memory (-mem).

Confidential	-	-	Rev.	1.8	18/125Page	
-		High-Level design supporting tool ssgen user's manual				

%s> ssgen.pl -in DUT.in -ctos --osci -mem

Output file: DUT.h/DUT.cpp (SystemC description of module DUT)

run\_ctos\_DUT.sh/ctos\_DUT.tcl (CtoS script of module DUT)

tb\_DUT.h/tb\_DUT.cpp/main\_DUT.cpp (test bench for module DUT)

Makefile/Makefile.defs (OSCI-Sim script)

mem\_1r1w.h (2 port memory model)

mod\_DUT.in (module definition file for DUT hierarchy but not be used for this example).

# (5) Implement module function

Please implement module function on A.h/A.cpp and B.h/B.cpp. Moreover, implement testbench function on tb\_DUT.h/tb\_DUT.cpp/ main\_DUT.cpp.

# (6) Execution OSCI-Sim

Please verify the implemented function with OSCI-Sim.

%s> run\_gcc.csh

When you want to dump signal value to VCD file, use -vcd option (run\_gcc.csh -vcd)

When you want to specify the hierarchy level of dump, use the number (run\_gcc.csh -vcd 1)

# (7) Generation the RTL description by CtoS.

Please generate the RTL description by CtoS after you have finished verification of the module function with OSCI-Sim. RTL description (A.v, B.v, DUT.v) of each module is generated by using the CtoS script generated at step (2), (3) and (4).

%s> run\_ctos.csh

Confidential	-	-	Rev.	1.8	19/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 5. Command line option

The below table shows the list of the command line options that can be specified when execute ssgen.pl.

Option	Content of processing
-in filename	Specify the module definition file or the hierarchy definition file.
	(mandatory option)
-out <i>outdir</i>	Specify the directory path where Ssgen generates output files in.
	If not specify this option, Ssgen generates output files in current directory.
	(It is impossible to specify un-existed path)
-mem	Generate memory model (mem_rw1.h, mem_r1w1.h, mem_r1w1_2clk.h).
-ctos	Generate CtoS script for synthesis.
-osci	Generate Makefile for the OSCI compile.
-vcs [memsize osname]	Generate the script file for the VCS-MX simulation.
	If necessary, specify the memory size and OS name for bs command.
	(Default memory size is 500, and OS name is RHEL5.)
-ies [memsize osname]	Generate the script file for the IES simulation.
	If necessary, specify the memory size and OS name for bs command.
	(Default is memory size is 500, and OS name is RHEL5.)
-checker	Generate the script files for 1Team:System and SSChecker.
-slec	Generate the script file for SLEC
	(Ignore this option when input file is the hierarchy definition file)
-ins	Generate the script file for SystemC coverage environment (cpp2ins)
	By this option, the input SystemC file in all tool script are changed from
	".cpp" to "_ins.cpp"
-ifv	Generate the sample script for IFV (Preliminary feature)
-sva	Generate SVA module and bind description between DUV and SVA module
	(Preliminary feature)
-sta	Generate STAcheck script for CtoS-RTL (Preliminary feature)
-only_script	Generate only script file.
	Specify with needed script options. (some of -ctos/-osci/-vcs/-ies)
-notb	Stop generating testbench files.
-include filename	Specify the other files for include (SSGEN treats this option same as
	`include command which is described later). Multi specified OK.

Confidential	-	•	Rev.	1.8	20/125Page
-		High-Level design supporting tool ssgen user's manual			

Option	Content of processing						
-D <macro>[=<value>]</value></macro>	Specify the macro of SSGEN preprocessor in module definition file or						
	hierarchy definition file (SSGEN treats this option same as `define						
	command which is described later). Multi specified OK.						
-subdir	Generates files in sub-directories src/ SystemC module files tb/ Testbench files(when not specifying -notb) ctos/ CtoS script(when specifying -ctos) 1team/ 1Team:System script(when specifying -checker) sschecker/ SSChecker script(when specifying -checker) overflow/ Overflow checker script(when specifying -checker) src_ins/ SystemC coverage environment (when specifying -ins) gcc/ OSCI simulation script(when specifying -osci) vcs/ VCS-MX script(when specifying -vcs) ies/ IES script(when specifying -ies) slec/ SLEC script(when specifying -slec) ifv/ IFV script(when specifying -sva) sta/ STAcheck script(when specifying -sta)						

# 6. Command

This chapter explains the command specified in the module definition file and the hierarchy definition file of the input file of ssgen. The commands used in the module generation mode and the commands used in the hierarchy generation mode are prepared separately.

# 6.1 Module generation command

The below table shows the list of the command used in the module generation mode. Please specify a necessary command with the module definition file, and input it to ssgen.

Command name	Explanation
changelog	Generate description of update history (summary log for changing).
style_module	Specify the style of module and constructor definition.
	sc:"SC_MODULE" and "SC_CTOR"
	c++: using class definition
	If not specify this command, the default style is "sc".
space_indent	Specify the number of indent spaces of generation description.
	If not specify this command, the default number is 4.
env_systemc/env_ssge	Specify the environment setting path of SystemC/ssgen/ VCS-MX/IES/CtoS/
n/env_vcs/env_ies/env_	1Team:System/SSChecker/Overflow checker/cpp2ins/SLEC
ctos/env_vcs_gcc/env_	· If not specify these commands, the default paths are as the EWS
1team/env_sschecker/e	environment of REL / Musashi.
nv_overflow/env_cpp2in	
s/env_slec	
mem_suffix	Specify the suffix configuration file for specifying suffix of memory port.
style_alloc	Specify the style of module instantiation in sc_main.
	static: static instantiation
	dynamic: dynamic instantiation
	If not specify this command, the default style is "static".

Commuential	_	High-Level design su			
Confidential	_	<u>_</u>	Rev.	1.8	21/125Page

Command name	Explanation
vcd_trace	Control generation of sc_trace descriptions for ports and signals
_	on: generate sc_trace descriptions
	off: not generate sc_trace descriptions
	If not specify this command, sc_trace descriptions are generated in default
	configuration.
toggle_coverage	Generate toggle coverage descriptions for all bits of all input/output ports
	on: generate the toggle coverage descriptions
	off: not generate the toggle coverage descriptions
	If not specify this command, toggle coverage descriptions are not generated
hdl_observer	Generate signal connection descriptions between sc_signal and internal
	signal of Verilog/SVA module directly.
	·If not specify this command, the descriptions are not generated
atan pariod	• This command supports only Cadence IES
ctos_period	Specify the clock period (ps) constraint of CtoS script Specify the technology library file of CtoS script
ctos_target_lib	Generate my_wait descriptions in old SSGEN style (older version than v1.7)
wait_expand `include	Specify the other module definition file for including.
`define	Specify the define macro that becomes effective only in the input file.
`ifdef/`ifndef/`if/	Specify 'ifdef syntax that becomes effective only in input file.
`elif/`else/`endif	Specify fluer syntax that becomes effective only in input file.
#include	Generate the include description of the header file.
#define	Generate the define macro description.
#ifdef/#endif	Generate the #ifdef /#endif description.
module	Specify module name.
clock	Generate clock port.
areset	Generate asynchronous reset port.
sreset	Generate synchronous reset port.
soft_reset	Generate internal signal for soft reset.
uinN/sinN	Generate input port (sc_in).
unii 1/3ii ii 1	·uinN generates the port with the sc_uint type, sinN generates with sc_int
	type.
	•The bit width is specified by N(If N is 'b', bool type is adopted).
uoutN/soutN	Generate output port (sc_out).
	·The specification of sign type and bit width is the same as uinN/sinN
	command.
	·It is possible to set initial value by '=' (When not set, default value is 0).
uregN/sregN	Generate internal signal (sc_signal).
	•The specification of sign type and bit width and initial value is the same as
	uoutN/soutN command.
uvarN/svarN	Generate member variable with SystemC data type.
	•The specification of sign type and bit width and initial value is the same as
	uoutN/soutN command.
ah a v/v ah a v/ah a vt/	· It is possible to set const type by "const" identifier.
char/uchar/short/ ushort/int/uint	Generate C data type member variable.
usnorvinivumi	· char/short/int command generates char/short/int type variable.
	•The command started by "u" generates it with the unsigned type. •The specification of initial value and const type is the same as uvarN/svarN
	command.
uevN/sevN	Generate extend SystemC data type member variable.
46714/36714	•The specification of sign type and bit width and initial value is the same as
	uoutN/soutN command.
umem/smem	Generate memory access description for both port access and array
	access.
	·umem uses sc_uint type for data, and smem uses sc_int types.
cthread	Generate SC_CTHREAD.
method	Generate SC_METHOD.
	·It is possible to specify the sensitivity list.
func	Generate the member function.

Confidential	-	-	Rev.	1.8	22/125Page
-		High-Level design supporting tool ssgen user's manual			

Command name	Explanation
!!	Free area
	•The part enclosed with this command is output to the output header file as
	it is.
//	Comment
	•The line started by "//" is treated as comment and is skipped.
	·The comment described in the each command by "//" is output to the
	output file as comment.

# 6.1.1 Reference of module generation command

Details of each command are described as follows.

# changelog

Describe update history (summary log for changing). The described history is output to the head of the header file.

#### Format:

changelog - history

# Example:

changelog - 2011/1/1 1 Renesas new

# style\_module

Specify the style of module and constructor definition (SC\_MODULE/SC\_CTOR definition or general class definition). When specify "sc", SC\_MODULE/SC\_CTOR definition are used, when specify "c++", the general class definition is used. It is also possible to use "SC" and "C++" instead of "sc" and "c++".

When this command is unspecified, "sc" (the SC\_MODULE/SC\_CTOR definition) is adopted.

#### Format:

style\_module {sc|c++}

# Example:

style\_module sc

# space\_indent

Specify the number of indent spaces of generation description.

When this command is unspecified, the default number is 4.

# Format:

space\_indent SpaceNum

# Example:

space\_indent 2

# env systemc

Specify the path of SystemC library. The path specified as this command is set in Makefile.defs generated at the time of the command line option "-osci" specification. It is not checked whether the

Confidential	-	-	Rev.		23/125Page
-		High-Level design supporting tool ssgen user's manual			

path specified as this command exists or not.

"/common/appl/Renesas/SystemC/SystemC-2.2" is adopted at the time of un-specifying of this command.

#### Format:

env\_systemc SystemCLibraryPath

#### **Example:**

env\_systemc /RVC/SystemC/SystemC-2.2

# env\_ssgen

Specify the path of ssgen library file. The path specified as this command is set in compile option "-I" in script files. It is not checked whether the path specified as this command exists or not.

"/common/appl/Renesas/SystemC/utility/ssgen" is adopted at the time of un-specifying of this command.

#### Format:

env\_ssgen SsgenLibraryFilePath

# Example:

env\_ssgen /RVC/SystemC/ssgen

# env vcs

Specify the path of the environment configuration file of VCS-MX. The path specified as this command is set in run\_vcs.csh generated at the time of the command line option "-vcs" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/vcs\_mx.CSHRC\_2011.12-sp1-1" is adopted at the time of un-specifying of this command.

#### Format:

env vcs VCSEnvFile

#### **Example:**

env\_vcs /RVC/dotfiles/vcs\_mx.CSHRC\_2011.12-sp1-1

# env ies

Specify the path of the environment configuration file of IES. The path specified as this command is set in run\_ies.csh generated at the time of the command line option "-ies" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/cadence.CSHRC\_ius12.10s004" is adopted at the time of un-specifying of this command.

#### Format:

env\_ies IESEnvFile

#### **Example:**

Confidential	-	-	Rev.	1.8	24/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

env\_ies /RVC/dotfiles/cadence.CSHRC\_ius12.10s004

# env\_ctos

Specify the path of the environment configuration file of CtoS. The path specified as this command is set in run\_ctos.csh generated at the time of the command line option "-ctos" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/cadence.CSHRC\_ctos\_v14.20-p100" is adopted at the time of un-specifying of this command.

#### Format:

env\_ctos CtoSEnvFile

# **Example:**

env\_ctos /RVC/dotfiles/cadence.CSHRC\_ctos\_v13.20-s200

# env\_vcs\_gcc

Specify the path of the environment configuration file of GCC used by VCS-MX. The path specified as this command is set in vcs\_lsfsh\_sc and vcs\_lsfsh\_rtl generated at the time of the command line option "-vcs" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/Synopsys/vg\_gnu\_package/2011.12/linux/source\_me\_gcc4\_32.csh" is adopted at the time of un-specifying of this command.

# Format:

env\_vcs\_gcc GCCEnvFile

# Example:

env\_vcs\_gcc /RVC/VG\_GNU\_PACKAGE/linux/source\_me\_gcc3\_32.csh

# env 1team

Specify the path of the environment configuration file of 1Team:System. The path specified as this command is set in run\_1team.csh generated at the time of the command line option "-checker" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/1TeamSystem.CSHRC\_1.16.7" is adopted at the time of un-specifying of this command.

# Format:

env\_1team 1TeamSystemEnvFile

# **Example:**

env\_ctos /RVC/dotfiles/1TeamSystem.CSHRC\_1.16.7

# env sschecker

Specify the path of the script file of SSChecker. The path specified as this command is set in run\_sschecker.csh generated at the time of the command line option "-checker" specification. It is not

Confidential	-	-	Rev.		25/125Page
-		High-Level design supporting tool ssgen user's manual			

checked whether the path specified as this command exists or not.

"/common/appl/Renesas/SystemC/utility/SSChecker/v2.4.1" is adopted at the time of un-specifying of this command.

#### Format:

env\_sschecker SSCheckerFilePath

#### Example:

env\_sschecker /RVC/SystemC/sschecker

# env overflow

Specify the path of the script file of Overflow checker. The path specified as this command is set in run\_overflow.csh generated at the time of the command line option "-checker" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/Renesas/SystemC/utility/ctos/check\_overflow/v1.65" is adopted at the time of un-specifying of this command.

#### Format:

env overflow OverflowCheckerFilePath

#### Example:

env\_overflow /RVC/SystemC/overflow

# env\_cpp2ins

Specify the path of the script file of cpp2ins. The path specified as this command is set in run\_cpp2ins.csh generated at the time of the command line option "-ins" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/Renesas/SystemC/utility/coverage/v1.2" is adopted at the time of un-specifying of this command.

#### Format:

env\_cpp2ins cpp2insFilePath

#### Example:

env\_cpp2ins /RVC/SystemC/coverage

# env slec

Specify the path of the environment configuration file of SLEC. The path specified as this command is set in run\_slec\_sc.csh and run\_slec\_eq.csh generated at the time of the command line option "-slec" specification. It is not checked whether the path specified as this command exists or not.

"/common/appl/dotfiles/slec.CSHRC\_7.1j" is adopted at the time of un-specifying of this command.

#### Format:

env\_slec SLECEnvFile

#### **Example:**


Confidential	-	-	Rev.	1.8	26/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

env\_slec /RVC/dotfiles/slec.CSHRC\_7.1j

# mem\_suffix

Specify the suffix configuration file for specifying suffix of memory port. Suffix settings which are specified in the suffix configuration file are applied to memory ports generated by all {u|s}mem commands. "-suffix" option of {u|s}mem command (described later) has priority over this command. Format of suffix configuration file and port kinds are as follows. The port which does not have specification within suffix configuration file adopts default suffix.

Memory type	Port kinds	Port identifier	Default suffix
Single port memory (rw1 or	Address	rw1_ad	ad1
rw1:r or rw1:w)	Write data	rw1_wd	wd1
·	Write enable	rw1_we	we1
	Read data	rw1_rd	rd1
	Chip select	rw1_cs	cs1
	Write address	rw1_wa	wa1
	Read address	rw1_ra	ra1
	Read enable	rw1_re	re1
2port memory (r1w1:r or r1w1:w)	Write address	r1w1_wa	wa1
	Write data	r1w1_wd	wd1
	Write enable	r1w1_we	we1
	Read address	r1w1_ra	ra1
	Read data	r1w1_rd	rd1
	Read enable	r1w1_re	re1
	Chip select	r1w1_cs	cs1
Dual port memory (rw2:a or rw2:b)	Address (A port)	rw2a_ad	ad1
	Write data (A port)	rw2a_wd	wd1
	Write enable (A port)	rw2a_we	we1
	Read data (A port)	rw2a_rd	rd1
	Chip select (A port)	rw2a_cs	cs1
	Address (B port)	rw2b_ad	ad2
	Write data (B port)	rw2b_wd	wd2
	Write enable (B port)	rw2b_we	we2
	Read data (B port)	rw2b_rd	rd2
	Chip select (B port)	rw2b_cs	cs2



Format:

mem\_suffix suffixfile

# Example:

mem\_suffix suffix.txt

Confidential	-	-	Rev.		27/125Page	
-		High-Level design supporting tool ssgen user's manual				

# style\_alloc

Specify the style of module (DUT and testbench) instantiation in sc\_main. When specify "static", static instantiation is used, when specify "dynamic", dynamic instantiation is used. If stack overflow is caused by module having large logic, we recommend using this command with "dynamic".

When this command is unspecified, "static" is adopted.

#### Format:

style\_alloc {static|dynamic}

#### Example:

style\_alloc static

# vcd trace

Control generation of sc\_trace descriptions for ports and signals. When specify "on", sc\_trace descriptions are generated, when specify "off", sc\_trace descriptions are not generated. Also, when specify "clk\_off", sc\_trace description of signal defined by clock command is not generated. If there is much number of signals in design, we recommend that you specify this command with "off" in module whose signals are unnecessary to be dumped in VCD trace file, because VCD trace works wrongly if the number of signals is more than 17576 in a design.

When this command is unspecified, "on" is adopted.

# Format:

vcd\_trace {on|off|clk\_off}

# Example:

vcd trace off

# toggle coverage

Control generation of toggle coverage descriptions for all bits of all input/output ports. When specify "on", toggle coverage descriptions are generated, when specify "off", toggle coverage descriptions are not generated. Also, when specify "only\_in", toggle coverage descriptions of input ports are only generated.

The targets of this command are input/output ports generated by {u|s}inN and {u|s}outN. By this command, you can measure the transition "0->1" and "1->0" for each bit of each port in SystemC code coverage.

When this command is unspecified, "off" is adopted.

#### Format:

toggle\_coverage {on|off|only\_in}

# Example:

toggle\_coverage on

#### Notes:

Confidential	-	-	Rev.	1.8	28/125Page	
-		High-Level design supporting tool ssgen user's manual				

•This command will be ignored if this command is specified in module definition file which has no cthread command.

# hdl observer

Generate signal connection descriptions between sc\_signal and internal signal (reg declaration) of Verilog/SVA module directly. Support only Cadence IES, connect sc\_signal and Verilog/SVA internal signal by "control\_foreign\_signal". The targets of this command is sc\_signal variable generated by {u|s}regN and {u|s}evN command.

Also, generate the reg declaration descriptions of HDL module. The file name of the descriptions is ModuleName1\_ModuleName2.svh. Here, ModuleName1 is specified by "-module" option, ModuleName2 is specified by "module" command which is described later.

HDL module name is specified by "-module" option. This option is mandatory.

You can add the prefix to internal signal name of HDL module by "-prefix" option.

By "-debug\_trace" option, sc\_signal variable generated by "-debug\_trace" option of {u|s}varN, [u]char, [u]short and [u]int will be connected to the signal of HDL module.

# Format:

hdl\_observer –ies –module HDLmoduleName [-prefix HDLsignalPrefix] [-debug\_trace]

#### **Example:**

## Notes:

• Do not specify this command in module definition file whose module will be instantiated in multiple time. If you specify this command in the module definition file, multi-drive occurs because multi-instantiated sc\_signal are connected to only one reg variable.

# ctos period

Specify clock period constraint of CtoS. The time unit is "ps". The default constraint is 5000 ps.

#### Format:

ctos\_period ClockPeriod

# Example:

ctos\_period 1000

Confidential	-	=	Rev.		29/125Page	
-		High-Level design supporting tool ssgen user's manual				

# ctos\_target\_lib

Specify the target library file of CtoS. You have to specify ".lib" of ".lib.gz" file in this command. The default target library file is "tutorial.lbr" which is installed in CtoS tool package.

# Format:

ctos\_target\_lib LibraryFilePath

# Example:

ctos\_target\_lib /RVC/techX/techX.lib

# wait expand

When specify "on", the body of my\_wait is generated in the older style than v1.7.

Ssgen generates the call of function which is generated by ssgen oneself in my\_wait. From v1.8, ssgen generates the body of my\_wait in new style to avoid missed transport of the new call of generic function from newly generated source file (.cpp\_tmp) to existed source file (.cpp) by hand. By this command, ssgen generates the body of my\_wait in old style.

Do not specify this command in new IP development.

When this command is unspecified, "off" is adopted.

#### Format:

wait\_expand {on|off}

# Example:

wait\_expand on

# `include

Include the other module definition file. Do not specify module command in an include file which is specified by this command.

# Format:

`include filename

# Example:

`include common.in

`include ../inc/common.in

`include /ssgen/inc/common.in

# Notes:

·Max nest level of include file is only one.

# `define

Specify the define macro name that becomes effective only in the input file. The defined macro name can be used for `ifdef command. Also, the defined macro name can be used for some command

Confidential	-	-	Rev.	1.8	30/125Page	
-		High-Level design supporting tool ssgen user's manual				

parameters (refer to 7.).

#### Format:

`define macroname

#### **Example:**

`define MODE1

#### Notes:

· Please do not define "TESTBENCH" macro because it is a reserved word.

# `ifdef/`ifndef/`if/`elif/`else/`endif

Specify `ifdef syntax that becomes effective only in the input file. Only an effective range is taken as an input command in `ifdef/`ifndef/`if-`elif-`else-`endif. Please set macro name to `ifdef/`ifndef command. Please set arithmetic equation with macro, defined(macro name) and !defined(macro name) to `if/`elif command

You can specify macro name by `define command or command line option "-D".

The command enclosed with the "TESTBENCH" macro is treated as a command for the testbench. The command that becomes effective in the "TESTBENCH" macro is only uregN, sregN, uvarN, svarN, char, uchar, short, ushort, int, uint, func, and a free area (!-- --!).

When you use a macro except "TESTBENCH", you can specify areset, sreset, soft\_reset, uinN, sinN, uoutN, soutN, uregN, sregN, uvarN, svarN, char, uchar, short, ushort, int, uint, umem, smem, method, func, and a free area(!-- --!) in the macro.

When you want to set a macro name effective, please define the macro name by the `define command before use it by `ifdef command. (but "TESTBENCH" must not be defined because of the reserved word).

#### Format:

`ifdef macroname

# Example:

`ifdef MODE1

ureg8 tmp // When `define MODE1 is defined, this command is valid.

`else

sreg8 tmp // When MODE1 is not defined, this command is valid

`endif

`ifdef TESTBENCH

ureg8 tb\_tmp // Command for test bench

`endif

`ifndef MODE2

ureg8 tmp2 // When MODE2 is not defined, this command is valid

`elif defined(MODE3)

ureg8 tmp3 // When MODE3 is defined while MODE2 is not defined, this command is valid

Confidential	-	-	Rev.	1.8	31/125Page	
-		High-Level design supporting tool ssgen user's manual				

```
`endif
`if defined(ABC)

ureg8 abc_tmp // When ABC is defined, this command is valid
`endif
`if defined(ABC) && !defined(DEF)

ureg8 abcdef_tmp // When ABC is defined while DEF is not defined, this command is valid
`endif
`if (ABC > 3)

ureg8 abc_over3 // When ABC > 3, this command is valid.
```

# #include

`endif

Generate the include description of the header file.

#### Format:

#include "filename"

# **Example:**

```
#include "common.h"

#include "../inc/common.h"

#include "/ssgen/inc/common.h"

#include common.h // It encloses with """ in the output file like #include "common.h".
```

# Notes:

·Ssgen does not check whether the specified header file exists or not.

# #define

Generate the define macro description.

#### Format:

#define macroname

# Example:

```
#define MODE1

#define MAX 512

#define ADD(a, b) ((a)+(b))
```

# Notes:

·To define multi line macro causes an error.

# #ifdef/#endif

Generate #ifdef/#endif description. You can specify only "\_DEBUG\*" macro or "\_SLEC\_BBOX" macro for #ifdef command. To specify other macro name for #ifdef causes an error.

Confidential	-	•	Rev.	1.8	32/125Page	
-		High-Level design supporting tool ssgen user's manual				

The description part where \_DEBUG\* becomes effective is generated as a description for debugging. The commands that can be used in the \_DEBUG\* macro are only uregN, sregN, uvarN, svarN, char, uchar, short, ushort, int, uint, func, and a free area (!-- --!).

The description part where \_SLEC\_BBOX becomes effective is generated as a description for SystemC-RTL equivalence check using function blackboxing method. The commands that can be used in the \_SLEC\_BBOX macro are only uinN, sinN, uoutN, and soutN.

#### Format:

#ifdef \_DEBUG\_SIM

#endif

# **Example:**

#ifdef \_DEBUG\_SIM

sreg8 tmp // output as a description for the debugging.

#endif

#### Notes:

· It is prohibited to make the nesting description of #ifdef and `ifdef.

# module

Specify the module name. This command must be always defined only once.

#### Format:

module modulename

#### **Example:**

module test

# clock

Generate a clock port with pos edge.

The default clock waveform is 100MHz pulse (10ns clock period) in simulation environment generated by ssgen.

You can specify the symbol of clock by "-symbol" option. The symbol name will be the command line option name in simulation environment. You can change the clock waveform by the command line option in simulation. If "-symbol" option is unspecified, the command line option name will be "-clkn".

You can specify the time unit of clock waveform by "-time\_unit" option. Please specify "ns" or "ps". You can specify the clock period.

# Format:

clock clockname [-symbol symbolname] [-time\_unit {ns|ps}] [-period clockperiod]

#### Example:

clock clk // 10ns clock period waveform in simulation environment

// The clock waveform will be changed by "-clk1" in simulation environment

clock clkx -symbol CLKX -time unit ps -period 1000

Confidential	-	-	Rev.		33/125Page	
-		High-Level design supporting tool ssgen user's manual				

// 1000ps clock period waveform in simulation environment

// The clock waveform will be changed by "-CLKX" in simulation environment

#### areset

Generate an asynchronous reset port. The active edge is specified by pos or neg. Please do not define this command 2 or more times.

Ssgen always generates an asynchronous reset as a top priority reset regardless of the order of specification of resets (areset, sreset and soft\_reset) in the module definition file.

Please set "-partial\_rst" option to the reset signal which reset selected module members. By this option, ssgen doesn't generate the reset constraint of the reset in SLEC script. By this, you can verify the equivalency of partial member reset behavior in SystemC-RTL equivalence check.

#### Format:

areset resetname {pos|neg} [-partial\_rst]

#### Example:

areset rst\_n neg // Asynchronous reset of negative edge

### sreset

Generate a synchronous reset port. The active edge is specified by pos or neg. The specification of "-partial rst" is same as areset command.

# Format:

sreset resetname {pos|neg} [-partial\_rst]

# Example:

sreset rst pos // Synchronous reset of positive edge

# soft reset

Generate an internal signal for soft reset. The active edge is specified by pos or neg.

If Specify "-header" option, the body of SC\_METHOD function generating soft reset, and member function for soft reset trigger is output to header file instead of source file.

### Format:

soft\_reset resetname {pos|neg} [-header]

#### Example:

soft\_reset rst pos // Inner Reset of positive edge

# uinN/sinN

Generate an input port (sc\_in). uinN generates the port with the sc\_uint type, sinN generates with sc\_int type. The bit width is specified by N. When the value of 65 or more is set, it becomes sc\_bigiint/sc\_biguint type. if "b" is specified for N, it becomes bool type.

The array port can be generated by specifying the port name by the array form. Ssgen supports

Confidential	-	=	Rev.	1.8	34/125Page	
-		High-Level design supporting tool ssgen user's manual				

one-dimensional array and two-dimensional array.

Ssgen does not generate the description for VCD dump when you specify 1000 or more value to bit width, because SystemC library does not support VCP dump of signal which has 1000 or more bit width. uoutN, soutN, uregN and sregN are also same.

When specify "-no\_trace", ssgen doesn't generate sc\_trace description.

#### Format:

{u|s}inN inputname [-no\_trace]

# Example:

```
uin8 inp1 // Input port of sc_uint<8 > type
sin8 inp2 // Input port of sc_int<8 > type
uinb inp3 // Input port of bool type
uin65 inp4 // Input port of sc_biguint<65 > type
uin16 inp5[16][16] // Port of input of two dimensional array of sc_uint<16 > type
```

# uoutN/soutN

Generate an output port (sc\_out). The specifications of sign type(u or s), bit width, array form and "-no\_trace" are the same as uinN/sinN command.

It is possible to set an initial value by "-init" option. When an initial value is not specified, it is initialized by default "0". It is also possible to specify "no initialization" by specifying "n" or "N". In the case of array port, you can specify the initialization by each element or all elements together.

By using "-th" option, the thread (name specified by the cthread command) which initializes output ports can be specified. When there is no specification of this option, they are initialized by the first defined thread.

By using "-range\_check" option, the dummy coverage codes, which are used for checking the range of value of the variable, are generated. These codes are generated in "my\_wait" function. Ssgen decides maximum value and minimum value by the bit width of the variable, but you can specify maximum value and minimum value by "-max"/"-min" options. When you specify "-max"/"-min" options, ssgen also generates assertion codes (SSGEN\_ASSERT) which checks that the value of variable is over the maximum value / under the minimum value. "-range\_check" option is available for 1-64 bit variable. For array variable, you can choose to output dummy coverage codes for each array element or one dummy coverage code for all array elements. The former is output by default. When you specify "-for style" option, the latter is output.

# Format:

{u|s} outN outputname [-init initialvalue] [-th threadname]

[-range\_check [-max maximum] [-min minimum] [-for\_style]] [-no\_trace]

# Example:

```
uout8 outp1 // initial value is 0.
uout8 outp2 -init 1 // initial value is 1.
```

Confidential	-	-	Rev.		35/125Page
-		High-Level design supporting tool ssgen user's manual			

```
uout8 outp3 -init n // no initialization

uout8 outp4[4] // all elements are initialized by 0.

uout8 outp5[4] -init 1 // all elements are initialized to 1.

uout8 outp6[4] -init {1, 2, 3, 4} // initial value for the each element is set.

uout8 outp7[4] -init {1, 2, 3} // outp7[3] is initialized to 3.

uout8 outp8 -th thread_sub // initialized by 0 inside thread_sub

uout8 outp9 -range_check // generate dummy coverage codes for

checking the range of value (0-255)

uout8 outp10 -range_check -max 128 -min 16 // generate dummy coverage codes for

checking the range of value (16-128)
```

#### Notes:

- ·Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.). For an example, when specify "uout8 outp7[4] = {1, 2, 3}", outp7[3] is initialized by "3"(The value specified at the end is used for over range element).
- Specify "n" to "-init" option when an output port is assigned value in method. If not specify "n", initialization of the output port is generated in reset block of thread, multi-drive error is occurred in simulation and high-level synthesis.
- ·Ssgen does not check an illegal maximum value("-max" option) / minimum value("-min" option).

# uregN/sregN

Generate an internal signal (sc\_signal). The specifications of sign type(u or s), bit width, array form, initial value, thread, range check and "-no\_trace" option are the same as uoutN/soutN command.

#### Format:

{u|s}regN signalname [-init initialvalue] [-th threadname]

[-range\_check [-max maximum] [-min minimum] [-for\_style]] [-no\_trace]

# Example:

ureg8 sig1 // initial value is 0.

ureg8 sig2[2][2] -init  $\{\{1,2\}, \{3,4\}\}$  // An initial value for the each element is set.

ureg8 sig3[2] -init 1 -th thread\_sub // all elements are initialized by 1 inside thread\_sub

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- · Specify "n" to "-init" option when a signal is assigned value in method. If not specify "n", initialization of the signal is generated in reset block of thread, multi-drive error is occurred in simulation and high-level synthesis.

# uvarN/svarN

Generate a member variable with SystemC data type. The specification of sign type(u or s) and bit

Confidential	-	-	Rev.	1.8	36/125Page	
-		High-Level design supporting tool ssgen user's manual				

width and array form and initial value and thread and range check is the same as uoutN/soutN command.

By using "-var2reg", descriptions to assist the script "var2reg.pl" are generated. About details of "var2reg.pl" and this option, please contact FEDT.

By using "-debug\_trace", SystemC data type variable (var) and sc\_signal variable (var\_dbg) for VCD trace are generated. Because SystemC data type variable cannot be dumped in VCD trace file, if you want to confirm the value of the variable which is defined by this option in VCD trace file. The sc\_signal variable (var\_dbg) which is generated by this option is valid only when \_DEBUG\_SIM macro is specified in compiling. If you want to change name of macro, please specify "-debug\_macro" option too. And add "\_DEBUG" to macro name as the prefix.

It is possible to set const type by "const" identifier and that makes the member variable of the static const type. You can generate three-dimension array only when you specify const. Initialization description of static const type member variable is certainly generated in source file. If you set "const", please do not specify "n" (no initialization). Moreover, at the time of const specification, specifications of "-th", "-range\_check", "-var2reg" and "debug\_trace", are ignored.

#### Format:

[const] {u|s} varN variablename [-int initialvalue] [-th threadname]

[-range\_check [-max maximum] [-min minimum] [-for\_style]]
[-var2reg] [-debug\_trace [-debug\_macro macroname]]

### Example:

uvar8 tmp1 // initial value is 0.

const uvar8 tmp2 -int 1 // An initial value is 1 declared in the static const type.

uvar8 mVar -debug\_trace // sc\_uint<8> mVar and sc\_signal <sc\_uint<8>> mVar\_dbg are generated

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- Specify "n" to "-init" option when a member variable is assigned value in method. If not specify "n", initialization of the member variable is generated in reset block of thread, racing is occurred.

# char/uchar/short/ushort/int/uint

Generate a member variable with C data type. char/short/int command generates char/short/int type variable, and the command started by "u" generates it with the unsigned type. The specification of array form and initial value and "const" and thread and range check and var2reg and debug\_trace is the same as uvarN/svarN command.

#### Format:

[const] {char/uchar/short/ushort/int/uint} variablename [-init initialvalue] [-th threadname]

[-range\_check [-max maximum] [-min minimum] [-for\_style]]

[-var2reg] [-debug trace [-debug macro macroname]]

Confidential	-	-	Rev.	1.8	37/125Page
-		High-Level design supporting tool ssgen user's manual			

#### **Example:**

char tmp1 // initial value is 0.

const ushort tmp2 // It declares as static const type.

#### Notes:

- · Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- Specify "n" to "-init" option when a member variable is assigned value in method. If not specify "n", initialization of the member variable is generated in reset block of thread, racing is occurred.


## uevN/sevN

Generate a member variable with extend SystemC data type. The specification of sign type(u or s) and bit width and array form and initial value and thread and range check is the same as uoutN/soutN command.

By this command, a variable (var) whose type is EV and sc\_signal variable (r\_var) are generated. EV is struct type and defined in ssgenlib.h. You should describe "var.get()" when you want to refer the value of EV variable, also you should describe "var.put(xxx)" when you want to assign a value to EV variable. You cannot access to EV variable by using "=".

If you want to keep register configuration between SystemC and CtoS RTL, we recommend that you use this command. You can keep register configuration between SystemC and CtoS RTL by using uvarN/svarN and uregN/sregN, but this method is unfitted low-power design.

Confidential	-	-	Rev.	1.8	38/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual



#### Format:

{u|s}evN variablename [-init initialvalue] [-th threadname]

[-range\_check [-max maximum] [-min minimum] [-for\_style]]

## Example:

uev8 tmp1 // EV variable tmp1 and sc\_signal variable r\_tmp1 are generated

#### Notes:

- Ssgen does not check an illegal initial value (the value is specified with more than the bit width, or illegal format for array initialization, etc.).
- · You should not assign a value to the variables (EV variable and sc\_signal variable) in SC\_METHOD.

## umem/smem

Generate a memory access description for both port access and array access. umem uses sc\_uint/sc\_biguint for data type, and smem uses sc\_int/sc\_bigint for data type.

Please be sure to specify data width (width), data size (size), name, memory type (rw1, r1w1:r, r1w1:w, rw1:r, rw1:w, rw2:a, rw2:b), and latency by always this order.

Confidential	-	-	Rev.	1.8	39/125Page
-		High-Level design supporting tool ssgen user's manual			

Please set the value of 2 or more to the data width and the size.

When you chose "rw1" as memory type, memory access description for single port memory is generated, when you chose "r1w1:r", memory read access description for 2 port memory is generated, when you chose "r1w1:w", memory write access description for 2 port memory is generated, when you chose "rw1:r", memory read access description for single port memory is generated, when you chose "rw1:w", memory write access description for single port memory, when you chose "rw2:a", memory access description of A port for dual port memory is generated and when you chose "rw2:b", memory access description of B port for dual port memory is generated.

Please set either of 1 and 2, 3 or 4 to latency value. The latency set up here is latency of the memory itself, and is not access latency. Therefore, in the case of FF output (memory access is implemented in SC\_CTHREAD), It takes "latency cycle + 1" for the memory read access from DUT/testbench.

If specify "-init" option, the initial value of memory array can be set up. When constant value is specified, all elements of memory array are initialized with the value (note that the initial value is not checked even if incorrect). When rand is specified, each element of memory array is initialized with the random value which uses rand() function. When this option is not specified, all elements of memory array are initialized by 0.

If specify "-ponly" option, description of only port access to memory model is generated.

If specify "-header" option, the body of memory access functions is generated in header file instead of source file.

If specify "-we" option, it is possible to set active level (high/low) for write enable signal (we). If not specify, the active level is "high" as default. However, it is impossible to set this option to memory type r1w1:r and rw1:r.

If specify "-cs" option, it is possible to generate chip select signal (cs) and to set active level (high/low) for it. However, it is impossible to set this option to memory type r1w1:r and rw1:r and rw1:w. If specify "-re" option, it is possible to generate read enable signal (re) and to set active level (high/low) for it. However, it is possible to set this option to memory type r1w1:r or rw1:r only.

If you specify low active to "-we", "-cs" and "-re", ssgen adds "\_n" to enable port name as the suffix.

It is possible to add prefix and to specify suffix to memory port. Please use "-prefix" option for common prefix of input port and output port, and use "-iprefix" option for prefix of input port (read data port), and use "-oprefix" option for prefix of output port (except read data port). It is impossible to use "-iprefix/-oprefix" option with "-prefix" option. Please use "-suffix" option specified suffix configuration file for specifying suffix. This option has priority over mem\_suffix command. Format of suffix configuration file and port kinds are same as mem\_suffix command.

By using "-th" option, the thread (name specified by the cthread command) which initializes memory ports can be specified. When there is no specification of this option, they are initialized by the first defined thread.

When you chose "rw1:r" or "rw1:w", ssgen also generates memory interface module. This module is an arbitration module which has a simple R/W select logic. The name of this module is

Confidential	-	•	Rev.	1.8	40/125Page
-		High-Level design supporting tool ssgen user's manual			

prefix\_memoryname\_if (Ex. When umem 8 256 ram1 rw1:r 1 -prefix=m\_, "m\_ram1\_if"). If specifying "-re" option to "rw1:r", chip select signal is generated in the interface module. Also, the active level of chip select is set by "-re" option.

If you specify "-nowd" option, assignment (.write) of write data signal (wd) is not generated while declaration of write data signal is generated. This option is used when register of write data signal is shared between multiple memory accesses. If you specify "-noad" option, assignment (.write) of address signal (ad) is not generated while declaration of address signal is generated. This option is used when register of address signal is shared between multiple memory accesses. If you specify "-nowd" and "-noad", declaration of write data signal and address signal are only generated.

#### Format:

```
{u|s}mem width size memoryname {rw1|r1w1:r|r1w1:w|rw1:r|rw1:w|rw2:a|rw2:b} latency

[-ponly] [-header]

[-init={initval|rand}] [-we={high|low}] [-cs [={high|low}]] [-re[={high|low}]]

[-prefix=prefixname] [-iprefix=input-prefixname] [-oprefix=output-prefixname] [-suffix=suffixfile]

[-th threadname] [-nowd] [-noad]
```

```
Example:
umem 8 256 ram1 rw1 1 // data width 8, size 256, and latency 1,
                           single port memory access
umem 8 256 ram2 rw1 1 -ponly -init=rand // single port memory access
                           only port access description, initialize by random value
umem 8 256 ram3 rw1 1 -cs=high // Single port memory access with chip select signal
                                   (active level of chip select is HIGH)
umem 32 256 ram4 r1w1:w 3 -we=low // write access to two port memory
                                        active level of write enable is LOW (no chip select)
umem 32 256 ram5 r1w1:w 3 -cs=low -we=high // write access to two port memory
                                        having chip select signal (active level is LOW)
                                        active level of write enable is HIGH
umem 16 128 ram6 r1w1:r 2 -re=low // Read access to two port memory
                                       having read enable signal (active level is LOW)
umem 16 128 ram7 r1w1:r 2 -prefix=m // read access to two port memory
                                            "m _" is added to the prefix of the memory port
umem 8 256 ram8 rw1 1 -iprefix=i_ -oprefix=o_ // "i_" is added to the prefix of the input port
                                                  "o" is added to the prefix of the output port
umem 8 256 ram9 rw1 1 -suffix=suf.txt // suffix configuration file of memory port
umem 8 256 ram10 rw1 1 -th=thread sub // initialized in thread sub thread
umem 8 256 ram11 rw1:r 1 -re // Read access to single port memory
umem 8 256 ram12 rw1:w 1 -we=low // Write access to single port memory
```

Confidential	-	•	Rev.	1.8	41/125Page
-		High-Level design supporting tool ssgen user's manual			

## cthread

Generate a SC\_CTHREAD. If name of thread is specified without options, the necessary clock and reset information for defined SC\_CTHREAD is based on all of the clock command, areset command, sreset command, and soft\_reset command.

It is possible to specify clock and reset by "-clk" option and "-rst" option respectively. (But now multi-clock module is not supported, so "-clk" option doesn't affect result.) It is possible to specify list of multiple resets to "-rst" option. If specify "n" to "-rst" option, it is possible to generate SC\_CTHREAD with no reset. Basically priority of resets is decided by order of specification to "-rst" option, but asynchronous reset is treated as top priority reset if there is asynchronous reset. Please do not specify only soft reset to "-rst" option or do not specify same soft reset to multiple cthread commands.

If specify "-clk\_edge" option, it is possible to specify the edge (pos|neg) of synchronous clock of the thread. When there is no specification of this option, the edge of synchronous clock is "pos".

If specify "-pipe" option, it is possible to generate thread for pipeline synthesis.

- Macro "CtoS\_MAIN\_LOOP" is added to head of infinite loop. If specify "-pipe\_macro" option, it is possible to change the macro name.
- Negate memory enable operation is generated at head of infinite loop instead of generated in my\_wait function.
- "pipeline\_loop" command is generated in CtoS script by comment. Here, CtoS can pipeline a loop between 2 and 3 stage in default. If specify "-pipe\_max" option, it is possible to change the max stage number of this pipeline constraint.

If specify "-reset\_header" option, the body of reset function is generated in header file instead of source file.

If specify "-wait\_header" option, the body of my\_wait function is generated in header file instead of source file.

If specify "-wait\_noninline" option, ssgen generated non-inline constraint of my\_wait function in CtoS script. The body of my\_wait function will be implemented in special always block in RTL generated by the CtoS script.

If specify "-wait\_expand" option, the body of my\_wait function is generated in the older style than v1.7. Ssgen generates the call of function which is generated by ssgen oneself in my\_wait. From v1.8, ssgen generates the body of my\_wait in new style to avoid missed transport of the new call of generic function from newly generated source file (.cpp\_tmp) to existed source file (.cpp) by hand. By this command, ssgen generates the body of my\_wait in old style. Do not specify this command in new IP development.

#### Format:

cthread threadname [-clk clockname] [-clk\_edge {pos|neg}]

[-rst rstname1 [rstname2 ...]]

[-pipe [-pipe\_macro macroname] [-pipe\_max MaxStageNumber]]

[-reset\_header] [-wait\_header] [-wait\_noninline] [-wait\_expand]

#### **Example:**

Confidential	-	-	Rev.	1.8	42/125Page
-		High-Level design supporting tool ssgen user's manual			

cthread main\_cth // having all reset signals defined by areset/sreset/soft\_reset commands

cthread sub\_cth -rst rst2 rst3\_n -pipe // having rst2 and rst3\_n as reset signals

generated for pipeline synthesis

cthread sync\_cth -rst n // having no reset signal

#### method

Generate a SC\_METHOD. The sensitivity list should be enumerated after method name definition. Please specify one or more port or signal that has been specified above this command to sensitivity list. Also, you can specify sc\_signal variable generated by uevN/sevN to sensitivity list. At that time, please specify the EV variable name (var) instead of sc\_signal variable name (r\_var). When you specify array signal without index to sensitivity, all elements of the array is specified to the sensitivity list of the SC\_METHOD. When you specify array signal with index to sensitivity, the element of the array is specified to the sensitivity list.

#### Format:

method methodname sensitivity1 [sensitivity2 ...]

## **Example:**

method main\_meth1 inp1 method main\_meth2 inp2 sig1

### **func**

Generate a member function. It is possible to use uvarN/svarN and uchar/ushort/uint command for the definition of return type and argument type. The type conversion is same as these command specification. And It is also possible to specify const for return type and argument type.

If specify "-ctos\_noninline" option, ssgen generated non-inline constraint of the function in CtoS script. The function which has no "wait()" will be implemented in special module in RTL generated by the CtoS script. The function which has "wait()" will be implemented in special always block in RTL generated by the CtoS script.

If specify "-ctos\_dont\_touch" option, ssgen add "#pragma ctos dont\_touch" to the prototype declaration of the function. By this pragma, CtoS doesn't optimize the bit width of the argument variable and the bit width of the return value.

#### Format:

func returntype functionname([argumenttype1 argumentname1, ...])

[-ctos noninline] [-ctos dont touch]

#### **Example:**

func void m\_func1(svar8 arg1, char arg2) // Void type member function with two arguments func uvar8 m\_func2() // Member function of sc\_uint<8 > type (The argument is none). func svar65 m\_func4(const uvar8 arg1) // Member function of sc\_bigint type

(Argument arg1 is const type).

Confidential	-	-	Rev.	1.8	43/125Page
-		High-Level design supporting tool ssgen user's manual			

#### Notes:

- ·Ssgen does not check the format of the function argument. The command specification such as not describing comma(,) between arguments, using invalid type for arguments are not detected as errors.
- · Even if two functions have same name and same argument, ssgen does not detect an error of duplicate definitions.

# Free area (!-- --!)

The part enclosed with this command (!-- --!) is output directly at the above constructer of the output header file as it is (even if the description causes compile error). Please use this command when you want to use the other descriptions that are not supported by ssgen commands (structure etc.).

Do not describe "!--" and "--!" in one line. Please describe separately.

#### Example:

```
!--
// structure
struct st{
    int a;
    int b;
    st(): a(0), b(0) {}
};
--!
```

# Comment (//)

You can describe comment by "//". The line started by "//" is treated as comment, and is skipped. The comment described in the each command by "//" is output to the output file as comment.

#### Example:

```
// this is comment sreset rst pos // sync reset
```

#### Notes:

· Please do not describe the comment by multi-byte codes(Japanese etc.).

Confidential	-	-	Rev.	1.8	44/125Page
-		High-Level design supporting tool ssgen user's manual			

### 6.1.2 Format of module definition file

Please specify the above-mentioned commands for the module definition file by the following specified order and specified numbers. However, you can arrange the order arbitrary in the range (1) or (2). If you violate this rule, ssgen will detect an error.

```
changelog log info // unspecified OK, multi specified OK.
       style_module {sc|c++} // unspecified OK, or should be specified only 1 time.
       space_indent spacenum // unspecified OK, or should be specified only 1 time.
       env_name file // name is systemc, ssgen, vcs, ies, ctos, vcs_gcc, 1team, sschecker, slec.
                       // unspecified OK, or should be specified as each only 1 time.
       mem_suffix suffixfile // unspecified OK, or should be specified only 1 time.
       style alloc {static|dynamic} // unspecified OK, or should be specified only 1 time.
       vcd_trace {on|off|clk_off} // unspecified OK, or should be specified only 1 time.
       toggle_coverage {on|off|only_input} // unspecified OK, or should be specified only 1 time.
       hdl_observer argument // unspecified OK, or should be specified only 1 time.
       ctos name argument // name is period, target lib. unspecified OK, or should be specified only 1 time.
       wait_expand {on|off}
       `include filename
       `define macro
                                  unspecified OK, multi specified OK.
       #include filename
       #define macro
       module name // should be specified only 1 time.
       clock name // unspecified OK, or should by specified only 1 time
       areset name {pos|neg} // unspecified OK, or should be specified only 1 time.
       sreset name {pos|neg} // unspecified OK, multi specified OK.
       soft_reset name {pos|neg} [-header] // unspecified OK, multi specified OK.
       [const] type name [options] // type is {u|s}inN, {u|s}outN, {u|s}regN, {u|s}varN,
                                        // [u]char, [u]short, [u]int, {u|s}evN, multi specified OK.
       {u|s}mem width size name {rw1|r1w1:r|r1w1:w} latency [options] // unspecified OK, multi specified OK.
(2)
       cthread name [options] // unspecified OK, multi specified OK.
       method name sensitivity1 [sensitivity2 ...] // unspecified OK, multi specified OK.
           // (specify one or more port or signal that has been specified above this command to sensitivity list.)
       func returntype name([argument_description]) // unspecified OK, multi specified OK.
       sync name [options] // unspecified OK, multi specified OK.
       Free Area // unspecified OK, multi specified OK.
          You can use `ifdef/ ifndef/ elif/ else/ endif command for areset, sreset, soft_reset,
          type, {u|s}mem, method, func, sync, free area (!-- --!) if necessary.
          You can use #ifdef/#endif command for {u|s}inN, {u|s}outN, {u|s}regN, {u|s}varN,
          [u]char, [u]short, [u]int, func, free area(!-- --!) if necessary.
```

Confidential	-	-	Rev.	1.8	45/125Page
-		High-Level design supporting tool ssgen user's manual			

# 6.2 Hierarchy generation command

The table below shows the list of the command used in the hierarchy generation mode. Please specify a necessary command with the hierarchy definition file, and input it to ssgen.

Command name	Explanation
changelog	Generate description of update history (summary log for changing).
	·This command is same as one of module generation command.
style_module	Specify the style of module and constructor definition.
	·This command is same as one of module generation command.
space_indent	Specify the number of indent spaces of generation description.
. –	·This command is same as one of module generation command.
env_systemc/env_ssge	Specify the environment setting path of SystemC/ssgen/ VCS-MX/IES/CtoS/
n/env_vcs/env_ies/env_	1Team:System/SSChecker/Overflow checker/cpp2ins/SLEC
ctos/env_vcs_gcc/env_	·This command is same as one of module generation command.
1team/env_sschecker/e nv_overflow/env_cpp2in	
s/env_slec	
mem_suffix	Specify the suffix configuration file for specifying suffix of memory port.
	•This command is same as one of module generation command.
style_alloc	Specify the style of module instantiation in sc_main.
	·This command is same as one of module generation command.
vcd_trace	Control generation of sc_trace descriptions for ports and signals
	·This command is same as one of module generation command.
toggle_coverage	Generate toggle coverage descriptions for all bits of all input/output ports
	•The target of this command is only asynchronous circuit module generated
hdl obcomior	by bind command.  Generate signal connection descriptions between sc_signal and internal
hdl_observer	signal of Verilog/SVA module directly.
	This command is same as one of module generation command.
ctos_period	Specify the clock period (ps) constraint of CtoS script
	·This command is same as one of module generation command.
ctos_target_lib	Specify the technology library file of CtoS script
	·This command is same as one of module generation command.
prefix_sync	Specify the prefix of asynchronous module name generated by bind
	command.
`include	Specify the other module definition file for including.
	·This command is same as one of module generation command.
`define	Specify the define macro that becomes effective only in the input file.
	·This command is same as one of module generation command.
top	Specify hierarchical module name.
sub	Specify an internal module.
tap	Generate tap output port from internal signal between internal modules.
bind	Connect output port to input port between internal modules by optional
	name.
insert_port	Generate input/output port which is not connected to any internal module
#ifdef/#endif	Generate the #ifdef /#endif description.
	• This command is same as one of module generation command.
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	But the macro name which can be used is only "_DEBUG*".
`ifdef/`ifndef/`if/`elif/`else	Specify `ifdef syntax that becomes effective only in input file.
/`endif	·This command is same as one of module generation command.

Confidential	-	-	Rev.	1.8	46/125Page
-		High-Level design supporting tool ssgen user's manual			

Command name	Explanation
uregN/sregN	Generate internal signal (sc_signal)
	·This command is same as one of module generation command.
	·But this command can be used in only "TESTBENCH" macro by `ifdef.
uvarN/svarN	Generate member variable with SystemC data type.
	·This command is same as one of module generation command.
	·But this command can be used in only "TESTBENCH" macro by `ifdef.
char/uchar/short/	Generate C data type member variable.
ushort/int/uint	·This command is same as one of module generation command.
	·But this command can be used in only "TESTBENCH" macro by `ifdef.
func	Generate the member function.
	·This command is same as one of module generation command.
	·But this command can be used in only "TESTBENCH" macro by `ifdef.
!!	Free area
	·This command is same as one of module generation command.
	·But this command can be used in only "TESTBENCH" macro by `ifdef.
//	Comment
	·This command is same as one of module generation command.

# 6.2.1 Reference of hierarchy generation command

Details of each command are described as follows. However, please refer to "

**6.1.1 Reference of module generation command**" for the commands that are described as "This command is same as one of module generation command." in the above table.

# prefix\_sync

Specify the prefix of asynchronous module name generated by bind command which is described later. Asynchronous module name is "sync\_SenderClockName2ReceiverClockName". By this command, you can add the prefix to the name.

#### Format:

prefix\_sync synchronizerprefix

#### Example:

prefix\_sync test\_ // Asynchronous module name is "test\_sync\_clka2clkb"

// when clka is clock name of sender and clkb is clock name of receiver

## top

Specify the name of hierarchical module which bundles internal modules. This command must be always defined only once. Ssgen judges module generation mode or hierarchy generation mode from the existence of this command.

Moreover, please specify this command ahead of tap command and sub command.

#### Format:

top modulename

## Example:

Confidential	-	-	Rev.	1.8	47/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

top top\_test

#### sub

Specify an internal module that becomes an instance of hierarchy module by using module definition file.

When specifying "-rtl" option, ssgen also generates instantiation descriptions for connecting with a Verilog module. In particular, ssgen generates the descriptions of array port connecting per element. If specifying "\_MODE\_RTL\_instancename" macro in compiling, these descriptions are effective. Also, you can set this macro name by "-macro" option.

When specifying "-port\_pfx" option, ssgen add the prefix to the name of all ports of the internal module.

If specifying this command in #ifdef area and the following conditions are satisfied, it is possible to generate debug module instantiation.

- 1) A module which is specified in sub command in #ifdef area has no output ports (no {u|s}out and {u|s}mem command).
- 2) A module definition file which is specified in sub command in #ifdef area is not specified outside #ifdef area.
- 3) All input ports of debug module must be bound to other port which generated by sub commands outside #ifdef area.

#### Format:

sub moduledefinitionfile instancename [path of internal module SystemC header]

[-rtl [-macro macroname]]

[-port\_pfx prefix]

#### **Example:**

sub test1.in test1\_ins // instance "module test1" as test1\_ins.

sub test2.in test2\_ins ../test2 // instance "module test2" as test2\_ins.

The header file is in "../test2".

sub test3.in test3\_ins /ssgen/test3 // instance "module test3" as test3\_ins.

The header file is in "/ssgen/test3".

#### Notes:

· Even if file path specified in the third argument doesn't exist, ssgen does not detect an error.

#### tap

Generate tap output port from internal signal between internal modules. Also, it is possible to generate external port with different name from port of internal module. When you specify the array signal, please specify only signal name without array form. If specify "instance.signalname", only a signal of specified instance is targeted. If specify "signalname", "signalname" of all instances are targeted. When there is no specification of "portname", "signalname" is adopted as name of generated

Confidential	-	-	Rev.	1.8	48/125Page
-		High-Level design supporting tool ssgen user's manual			

output port.

Also, it is possible to generate external memory with different name from memory of internal module. In this case, you must specify the second argument as external memory name.

It is possible to add prefix to memory port. Please use "-mem\_pfx" option for common prefix of input port and output port, and use "-mem\_ipfx" option for prefix of input port (read data port), and use "-mem\_opfx" option for prefix of output port (except read data port). It is impossible to use "-mem\_ipfx/-mem\_opfx" option with "-mem\_pfx" option. These options have priority over "-prefix/-iprefix/-oprefix" options of {u|s}mem command in module definition file.

You can specify this command in `ifdef area. It is impossible to specify this command in #ifdef area.

#### Format:

tap [instancename.]signalname [portname]

tap [instancename.]memoryname memoryname

[-mem\_pfx=prefixname] [-mem\_ipfx=input-prefixname] [-mem\_opfx=output-prefixname]

### Example:

tap sig1 tap\_out1 // Generate output port tap\_out1 from internal signal sig1 that is the pair of the input and the output between internal modules

tap sig2 tap\_out2 // Generate output port tap\_out2 (array) from internal signal sig2 (array)

The definition of the array form is unnecessary.

tap sig3 // Generate output port sig3 as same name from internal signal sig3 When same name, you can omit to specify output port name.

tap in1 inA // Generate external port inA from input port in1 of internal module.

 $tap\ mod\_A. out 1\ out A\ /\!/\ Generate\ external\ port\ out A\ from\ output\ port\ out 1\ of\ instance\ mod\_A.$ 

tap mod\_A.ram ramA // Generate external memory ramA from memory ram1 of instance mod\_A.

#### bind

Connect output port to input port between internal modules. When you specify the array signal, please specify only signal name without array form. If not specify any this commands, connect only pair of input and output having the same name.

Output port of start point is specified to the first argument, input port of end point is specified to the second argument, and then format of specification is "instancename.portname". Name of signal between start point and end point is specified to the third argument, but it is optional. When there is no specification of "signalname" in the third argument, the name of start point is adopted as name of generated signal.

Please do not specify different signal name having the same start point. It is possible to specify a signal generated by bind command to tap command.

It is possible to generate floating ports by specifying a constant value (0 or positive value) to the first argument or second argument. In this case, you must specify the third argument as floating port name. Also, you can specify external memory to start point or end point in this case. Constant value "0" is

Confidential	-	-	Rev.	1.8	49/125Page	
-		High-Level design supporting tool ssgen user's manual				

input to the read data port.

You can insert asynchronous circuit module between data transfer from start point signal to end point signal. For more detail, please refer to 3.3. The name of asynchronous module is "sync SenderClockName2ReceiverClockName".

It is possible to specify this command in #ifdef area and `ifdef area.

#### Format:

bind startinstancename.outportname endinstancename.inportname [signalname]

bind constant endinstancename.inportname signalname

bind startinstancename.outportname constant signalname

bind constant endinstancename.memoryname signalname

bind startinstancename.memoryname constant signalname

Asynchronous circuit module generation (for more detail, please refer to 3.3)

#### Single bit transfer

bind startinstancename.outportname endinstancename.inportname [signalname]

[-sync\_level|-sync\_posedge|-sync\_negedge|-sync\_toggle]

## Bus signal transfer

bind startinstancename.outportname endinstancename.inportname [signalname]

[-sync\_bus {-enable\_level|-enable\_posedge|-enable\_negedge|-enable\_toggle} enablesignal|

#### **Example:**

bind mod\_A.out1 mod\_B.in1 // Connect out1 of mod\_A to in1 of mod\_B

Then signal name is out1

bind mod\_A.out2 mod\_B.in2 // Connect out2(array) of mod\_A to in2(array) of mod\_B

The definition of the array form is unnecessary.

bind mod\_A.out3 mod\_B.in3 sig // Connect out3 of mod\_A to in3 of mod\_B

Then signal name is sig.

bind 0 mod\_B.in4 const\_0 // Connect floating port const\_0 to in4 of mod\_B

// const\_0 keeps on outputting the constant value 0

bind mod\_A.out4 0 float\_o4 // Connect out4 of mod\_A to floating port float\_o4

#### Note:

- ·Please do not specify different signal name having the same start point.
- ·Please do not specify same end point in multiple bind commands.

## insert port

Generate input/output port which is not connected to any internal module. Please specify module generation command {u|s}inN or {u|s}outN to the argument of this command.

#### Format:

insert\_port {{u|s}inN|{u|s}outN} portname

#### **Example:**

Confidential	-	-	Rev.	1.8	50/125Page	
-		High-Level design supporting tool ssgen user's manual				

insert\_port uinb scan\_enable // Generate only input port declaration of "scan\_enable" // which is not connected to any internal module

Confidential	-	-	Rev.		51/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 6.2.2 Format of hierarchy definition file

Please specify the above-mentioned commands for the hierarchy definition file by the following specified order and specified numbers. However, you can arrange the order arbitrary in the range (1) or (2) or (3). If you violate this rule, ssgen will detect an error.

```
changelog log_info // unspecified OK, multi specified OK.
       style module {sc|c++} // unspecified OK, or should be specified only 1 time.
       space_indent spacenum // unspecified OK, or should be specified only 1 time.
       env_name file // name is systemc, ssgen, vcs, ies, ctos, vcs_gcc, 1team, sschecker, slec.
                       // unspecified OK, or should be specified as each only 1 time.
       mem_suffix suffixfile // unspecified OK, or should be specified only 1 time.
       style_alloc {static|alloc} // unspecified OK, or should be specified only 1 time.
(1)
       vcd_trace {on|off|clk_off} // unspecified OK, or should be specified only 1 time.
       toggle coverage {on|off|only_input} // unspecified OK, or should be specified only 1 time.
       hdl_observer argument // unspecified OK, or should be specified only 1 time.
       ctos_name argument // name is period, target_lib. unspecified OK, or should be specified only 1 time.
       prefix_sync synchornizerprefix // unspecified OK, or should be specified only 1 time.
       `include filename // unspecified OK, multi specified OK.
        `define macro // unspecified OK, multi specified OK.
       top name // should be specified only 1 time.
       sub filename instancename [filepath] // should be specified once or more time.
       tap arguments // unspecified OK, multi specified OK.
       bind arguments // unspecified OK, multi specified OK.
       insert_port arguments // unspecified OK, multi specified OK.
        `ifdef TESTBENCH // unspecified OK.
       [const] type name [options] // type is {u|s}regN, {u|s}varN,
                                        // [u]char, [u]short, [u]in. multi specified OK.
(3)
                                        // can be used in only `ifdef TESTBENCH.
       func returntype name([argument_description]) // unspecified OK, multi specified OK.
                                                      // can be used in only `ifdef TESTBENCH.
       Free Area // unspecified OK, can be used in only `ifdef TESTBENCH.
       --!
       `endif // unspecified OK, or should be specified certainly when specify `ifdef.
                                  You can use `ifdef/ ifndef/ elif/ else/ endif command for sub, tap and
                                  bind if necessary. Then, you should specify macro name except
                                  TESTBENCH to `ifdef.
                                  You can use #ifdef/#endif command for sub and bind if necessary.
```

Confidential	-	•	Rev.	1.8	52/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 7. Specifying macro to command parameters

You can specify macro to the following command parameters. Then, the macro is defined by `define command. You can not specify macro which is defined by #define command.


- Bit width N of {u|s}inN, {u|s}outN, {u|s}regN, {u|s}varN and {u|s}evN
- Element count of array variable specified by {u|s}inN, {u|s}outN, {u|s}regN, {u|s}varN, [u]char, [u]short, [u]int and {u|s}evN
- Initial value specified by {u|s}outN, {u|s}regN, {u|s}varN, [u]char, [u]short, [u]int and {u|s}evN ("-init" option)
- Maximum value/minimum value of range check specified by {u|s}outN, {u|s}regN, {u|s}varN, [u]char, [u]short, [u]int and {u|s}evN ("-max"/"-min" option)
- Width, size and latency of {u|s}mem
- Bit width N of {u|s}varN specified in return type and arugument type of func
- Constant value of bind

ssgen supports specifying the following type of macro to command parameters. Notation of hex (0x) is not supported.

- Constant value
  - `define BW0 8
- Arithmetic operations ("+", "-", "\*", "/") and shift operations ("<<", ">>")
  - 'define BW1 BW0 + 2

Here shows an example.

# test. in test. h



Confidential	-	-	Rev.	1.8	53/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 8. Example of output file of ssgen

This chapter shows the example of the output files generated by module generation mode and hierarchy generation mode. The below table shows preprocessor macros which are used in output files of ssgen.

Macro	Usage
_DEBUG*	Use in SystemC simulation.
	The codes enclosed in this macro become effective when you specify this macro
	in SystemC compiling.
_MEM_MODEL	Use for switching the memory array access for the high-speed simulation and the
	memory port access for the high-level synthesis.
	The memory port access description for the high-level synthesis becomes
	effective when this macro is specified in SystemC compiling.
_OSCI	Use in SystemC simulation by OSCI SystemC.
	This macro is defined in Makefile generated by ssgen.
_MODE_RTL	Use in SystemC-RTL Co-simulation.
_CTOS_TOP	Use in high-level synthesis. Disable process registration of lower module in
	hierarchy module synthesis. (for reduction time and memory in synthesis)
CTOS	Use in high-level synthesis.
	This macro is defined by CtoS automatically.
CALYPTO_SYSC	Use in SystemC-RTL equivalence check (SLEC of Calypto).
	This macro is defined by SLEC automatically.
_SLEC_BBOX	Use in SystemC-RTL equivalence check with function blackboxing.
_COVERAGE	Use in SystemC code coverage.
SSGEN_ASSERT	Use in assertion check.
_USE_AC	Use in SystemC simulation with AC datatypes
	AC datatypes is bit accurate data type to accelerate SystemC simulation.
	About AC datatypes, please contact to "Contact"

# 8.1 Example of output file of module generation mode

Here shows the SystemC description, the testbench, the memory model, and the CtoS script of module test generated from module definition file test.in. The execution of ssgen is


%s> ssgen.pl -in test.in -mem -osci -ctos

Moreover shows the list of the macro function for memory access that are generated when umem/smem command is specified.

Confidential	-	•	Rev.	1.8	54/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 8.1.1 SystemC description

Here shows SystemC description (test.h/test.cpp) generated from module definition file test.in.



_		High-Level design su	pporting	tool ssaen us	ser's manual
Confidential	-	-	Rev.	1.8	55/125Page

## test.h (2/4)

```
changelog - 2011/1/1 1 Renesas new
                                                   SC_CTOR(test)_
                                                                                          style_module sc -> SC_CTOR
style_module sc
                                                       : clk("clk")
                                                       , rst_n("rst_n")
 `define MODE1
                                                        , rst("rst")
                                                                                                and
                                                                                                       signal
#include "common.h"
                                                        , soft_rst("soft_rst")
                                                                                         initialization
\#define ADD(a, b) ((a)+(b))
                                                        , en_i("en_i")
                                                                                         (except ones with array form)
                                                        , din1("din1")
module test
                                                        , en o("en o")
                                                        __dout1("dout1")___
                                                                                                          Macro for memory port name
clock clk
                                                       MEM_ININM_1_E (ram1, , , ad1, wd1, we1, rd1, cs1_n)
                                                                                                           initialization
areset rst_n neg
                                                       _MEM_ININM_2R(ram2,m_,m_,ra1,rd1)_____
                                               #ifdef _OSCI
sreset rst pos
soft_reset soft_rst pos -header
                                                       , ssgen_merge_rst("ssgen merge rst main cth") -
                                                                                                             Merge reset signal
                                               #endif
                                                                                                             for OSCI-Sim
                                                                          Use in hierarchy module
′uinb en_i
                                                                          synthesis
                                               #i/fndef CTOS TOP
uin8 din1
sin16 din2[4]
                                                       SC\_CTHREAD(main\_cth, clk.pos());
                                                                                                 SC_CTHREAD
                                                 ifndef OSCI
                                                                                                 registration
uoutb en o
                                                        async_reset_signal_is(rst_n, false);
uout8 dout1
                                                       reset\_signal\_is(rst, true);\\
sout16 dout2[4]
                                                       reset_signal_is(soft_rst, true);
                                                                                                      Using merge reset
                                               #else
                                                                                                      signal
ureg16 sig1[4] = 1
                                                        reset_signal_is(ssgen_merge_rst, true);
                                                                                                      OSCI-Sim, active
                                               #endif
                                                                                                      edge is positive
svar16 tmp1[4] = \{1, 2, 3, 4\}
int tmp2
                                                        SC_CTHREAD(sub_cth, clk.pos());
uvar8 tmp4 -range_check -max 128 -min 16
                                                        reset_signal_is(rst, true);
`ifdef MODE1
                                               #ifdof_OSCI_____
const uvar8 par [4] = \{1, 2, 3, 4\}
                                                       {\tt SC\_METHOD}\,({\tt method\_ssgen\_merge\_rst})\,;
 `else
                                                       sensitive
const uvar8 par [4] = \{5, 6, 7, 8\}
                                                        << rst_n</pre>
 endif
                                                         << rst
                                                         << soft rst
                                                                                                   SC METHOD
`ifdef TESTBENCH
                                                                                                   registration for merge
                                               #endif
ureg8 tb_reg
                                                                                                   reset signal
 `endif
                                                       SC METHOD (main meth);
#ifdef DEBUG SIM
                                                        sensitive
uchar tmp3
                                                                                          SC_METHOD registration
                                                        << en_i
#endif
                                                         << din1
                                                                                             Macro
                                                                                                              SC_METHOD
                                                                                                       for
umem 8 128 ram1 rw1 1 <del>_c</del>s=low -init= rand
                                                                                             registration of pipeline
umem 16 256 ram2 rjw1:r 2 -prefix=m_
                                                      MEM_PIPE_CTOR(ram1, clk);
                                                                                             access when using memory
                                                       MEM_PIPE_2R_CTOR(ram2, clk);
cthread main_cth
                                                endif
cthread_sub_cth_-rst_rst_
                                                   }
method main_meth en_i din1
                                               #\fdef _OSCI
                                                   void method_all_merge_rst() {
func void m_func1(var8 x, svar16 y)
func int m func2(int x)
                                                       ssgen_merge_rst_main_cth.write(
                                                                rst_n. read() == 0
                                                             || rst.read() == 1
struct st{
                                                             | | soft_rst.read() == 1
                                                       );
  int a, b;
  st():a(0),b(0) {}
                                               #endif
}:
                                                                                         SC_METHOD function for merge
std∷string str;
                                                                                         reset generation
--1
                                               <continue to next page>
                                                                                         merge reset =1 when one of
                                                                                         reset conditions is asserted
```

Confidential	-	-	Rev.	1.8	56/125Page
- High-Level design supporting tool ssgen user's m				ser's manual	

```
test.in
                                                    test.h (3/4)
                                                                                    Declaration of reset function.
changelog - 2011/1/1 1 Renesas new
                                                   void reset_main_cth();
style_module sc
                                                                                    Declaration of member function for soft
                                                   void reset_sub_cth();
                                                                                    reset trigger
 `define MODE1
                                                                                    Functions for soft reset are generated in
#include "common.h"
                                                   void set_soft_rst() {
                                                                                    header by -header option.
\#define ADD(a, b) ((a)+(b))
                                                       soft_rst.write(1);
                                                                                    Please call set_soft_rst function when
                                                       my_wait_main_cth();
                                                                                    assert soft reset.
module test
                                                                                  Declaration of extended wait function
                                                   void my_wait_main_cth();
clock clk
                                                                                  (for each threads)
areset rst_n neg
sreset rst pos
                                                   void my_wait_sub_cth();
soft_reset soft_rst pos -header
                                                   void prev_wait_main_cth() {
uinb en i
uin8 din1
                                                                                  Macro of negating enable signal of ram1
sin16 din2[4]
                                                   void prev_wait_sub_cth() {
                                                                                  Macro of ram2 is not generated because
uoutb en o
                                                                                  ram2 is specified without "-re"
uout8 dout1
                                                   void post_wait_main_cth() {
sout16 dout2[4]
                                                     ureg16 sig1[4] = 1
                                                       SSGEN_ASSERT(tmp4 <= 128);</pre>
                                                       SSGEN_ASSERT(tmp4 >= 16);
                                                                                         range of value checking description
svar16 tmp1[4] = \{1, 2, 3, 4\}
                                                                                         - Over/under assertion by SSGEN_ASSERT
                                              #ifdef _COVERAGE
int tmp2
                                                                                           (only when specifying -max/-min
uvar8 tmp4 -range_check -max 128 -min 16
                                                       if (tmp4 == 128)
                                                                                           option) About SSGEN_ASSERT, refer to
                                                           int dummy_range_max = 0;
                                                                                           test. cpp (3/3)
`ifdef MODE1
                                                       else if (tmp4 == 16)
                                                                                         -Dummy coverage codes.
const uvar8 par [4] = \{1, 2, 3, 4\}
                                                          int dummy_range_min = 0;
                                                                                          (These codes are effective when
 `else
                                                       else int dummy_range_mid = 0;
                                                                                           specifying "_COVERAGE" in compiling)
const uvar8 par [4] = \{5, 6, 7, 8\}
                                               #end i`f
 `endif
`ifdef TESTBENCH
                                                   void post_wait_sub_cth() {
ureg8 tb_reg
                                                                                         Declaration of memory access
 `endif
                                                                                         function for ram1/ram2
                                                   void req_ram1(sc_uint<7> addr);
                                                                                          ·req_***: Send read request
#ifdef DEBUG SIM
                                                                                         ·rd_*** : Receive read data
uchar tmp3
                                                   void rd_ram1(sc_uint<8>& data);
                                                                                         ·wr ***: send write request
#endif
                                                                                         Please call these functions when
                                                   sc_uint<8> rd_ram1();
                                                                                         implement memory access.
umem 8 128 ram1 rw1 1 -cs=low -||/hit=rand
umem 16 256 ram2 r1w1∶r 2 -p<mark>/</mark>efix=m_
                                                   void wr_ram1 (sc_uint<7> addr, sc_uint<8> data);
cthread main_cth
                                                   MEM_PIPE(ram1, 1) // pipeline function for array access
cthread sub_cth -rst rst
                                                   void req_ram2(sc_uint<8> addr);
method main_meth en_i din1
func void m_func1(var8 x, svar16 y)
                                                   void rd_ram2(sc_uint<16>& data);
'func int m_func2(int x)
                                                   sc_uint<16> rd_ram2();
struct st{
                                                   .MEM_PIPE_2R(ram2, 2); // pipeline function for array access/
  int a, b;
  st():a(0),b(0) {}
                                                   void main_cth();
                                                                                     Macro for SC METHOD function of
}:
                                                   void sub cth();
                                                                                     pipeline access when using memory
std∷string str;
--1
                                                                                     array, and never called directly
                                                   void main_meth();
                                                   void m_func1(sc_uint<8> x, sc_int<math><16> y);
                                                                                                    Declaration of member
                                                   int m_func2(int x);
                                                                                                    function for thread,
                                                                                                    method and function
```

<continue to next page>

Confidential	-	=	Rev.	1.8	57/125Page	
-		High-Level design supporting tool ssgen user's manual				

# changelog - 2011/1/1 1 Renesas new style\_module sc `define MODE1 #include "common.h" #define ADD(a, b) ((a)+(b)) module test clock clk areset rst\_n neg sreset rst pos soft\_reset soft\_rst pos -header uinb en i uin8 din1 sin16 din2[4] uoutb en o uout8 dout1 sout16 dout2[4] ureg16 sig1[4] = 1 $svar16 tmp1[4] = \{1, 2, 3, 4\}$ int tmp2 uvar8 tmp4 -range\_check -max 128 -min 16 `ifdef MODE1 const uvar8 par $[4] = \{1, 2, 3, 4\}$ `else const uvar8 par $[4] = \{5, 6, 7, 8\}$ endif `ifdef TESTBENCH ureg8 tb\_reg `endif #ifdef DEBUG SIM uchar tmp3 #endif umem 8 128 ram1 rw1 1 -cs=low -init=rand umem 16 256 ram2 r1w1:r 2 -prefix=m\_ cthread main\_cth cthread sub\_cth -rst rst method main\_meth en\_i din1 func void m\_func1(var8 x, svar16 y) func int m\_func2(int x) struct st{

int a, b; st():a(0),b(0) {}

std∷string str;

}:

## test.h (4/E)

```
#if !defined( CTOS ) && !defined(CALYPTO SYSC)
    void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
        m_tf = tf;
        if (tf != 0 && depth > 0) {
            std::string nm = std::string(name());
                                                       Description of wave dump
            sc\_trace(tf, clk, nm + ".clk");
            sc\_trace(tf, rst\_n, nm + ".rst\_n");
                                                       for port and signal
            sc_trace(tf, rst, nm + ".rst");
                                                       For array, all elements are
            sc_trace(tf, soft_rst, nm + ".soft_rst");
                                                       dumped by "for" sentence
            sc_trace(tf, en_i, nm + ".en_i");
            sc_trace(tf, din1, nm + ".din1");
            for (int i0 = 0; i0 < 4; i0++) {
                std::ostringstream indx;
                indx << "(" << i0 << ")";
                sc trace(tf, din2[i0], nm + ".din2" + indx.str());
            sc_trace(tf, en_o, nm + ".en_o");
            sc_trace(tf, dout1, nm + ".dout1");
            for (int i0 = 0; i0 < 4; i0++) {
                std∷ostringstream indx;
                indx << "(" << i0 << ")";
                sc_trace(tf, dout2[i0], nm + ".dout2" + indx.str());
            for (int i0 = 0; i0 < 4; i0++) {
                std::ostringstream indx;
                indx << "(" << i0 << ")";
                sc_trace(tf, sig1[i0], nm + ".sig1" + indx.str());
#ifdef _MEM_MODEL
            sc_trace(tf, ram1_ad1, nm + ".ram1_ad1");
            sc_trace(tf, ram1_we1, nm + ".ram1_we1");
sc_trace(tf, ram1_rd1, nm + ".ram1_rd1");
            sc_trace(tf, ram1_cs1_n, nm + ".ram1_cs1_n");
#endif
#ifdef _MEM_MODEL
            sc_trace(tf, m_ram2_ra1, nm + ".m_ram2_ra1");
            sc\_trace(tf, m\_ram2\_rd1, nm + ".m\_ram2\_rd1");
#endif_
       }
                                                           Description of wave
                                                           dump for memory port
#endif // __CTOS__
                                                           ram2 is specified
                                                           with prefix "m_"
#ifdef __CTOS_
                                Necessary
SC_MODULE_EXPORT(test);
                                description for
#endif
                                CtoS execution
\#endif // TEST_H
```

_		High-Level design su	pporting	tool ssaen us	er's manual
Confidential	-	-	Rev.	1.8	58/125Page

# test.cpp (1/3)

```
changelog - 2011/1/1 1 Renesas new
style module sc
                                             // ssgen v1.8 (Synthesizable SystemC code Generator)
                                             // Renesas Group Confidential
`define MODE1
                                                                                             Initialization for member
#include "common.h"
                                             // test.cpp
                                                                                             variable specified with
#define ADD(a, b) ((a)+(b))
                                             #include "test.h"
                                                                                             const
                                             const sc_uint\langle 8 \rangle test::par[4] = \{1, 2, 3, 4\};
module test
clock clk
                                             void test::main_cth() {
                                                                                     SC CTHREAD function
areset rst_n neg
                                             #ifndef _OSCI
sreset rst pos
                                                 if (rst_n. read() == 0) {
                                                                                       Asynchronous reset is
                                                     reset_main_cth();
soft_reset soft_rst pos -header
                                                                                       top priority,
                                                                                       priority of other reset
uinb en_i
                                                 else if (rst.read() == 1) {
                                                                                       is defined by the order
uin8 din1
                                                     reset_main_cth();
                                                                                       in test. in
sin16 din2[4]
                                                 }
                                                 else {
uoutb en_o
                                                     reset_main_cth();
uout8 dout1
sout16 dout2[4]
                                             #else
                                                 reset_main_cth();
ureg16 sig1[4] = 1
                                             #endif
                                                 wait();
svar16 tmp1[4] = \{1, 2, 3, 4\}
                                                 while (1) {
                                                                                  Please write your function here!
                                                    // please write here!
int tmp2
                                                     my_wait();
uvar8 tmp4 -range_check -max 128 -min 16
__ifdef_MODE1___
const uvar8 par[4] = {1,2,3,4}
                                             void test::sub_cth() {
`else
const uvar8 par [4] = \{5, 6, 7, 8\}
                                                 reset_sub_cth();
`endif
                                                 wait():
                                                 while (1) {
`ifdef TESTBENCH
                                                    // please write here!
ureg8 tb_reg
                                                     my_wait_sub_cth();
`endif
                                                                                 SC METHOD function
#ifdef _DEBUG_SIM
uchar tmp3
                                             void test::main_meth() {
#endif
                                                // please write here!
                                                                               Please write your function here!
umem 8 128 ram1 rw1 1 -cs=low -init=rand
                                             umem 16 256 ram2 r1w1:r /2 -prefix=m/
                                                // please write here!
cthread main_cth
                                                                                      Please write your function here!
cthread sub cth -rst rst
                                             int test∷m_func2(int x)
method main_meth en_i din1
                                                // please write here!
                                                                                 Member function
func void m_func1(var8 x, svar16 y)
                                                 int rtn = 0;
func int m_func2(int x)
                                                 return rtn;
                                                                             Please write your function here!
struct st{
                                              <continue to next page>
  int a, b;
  st():a(0),b(0) {}
}:
std::string str;
--1
```

Comindential	_	High-Level design su		tool segon us	
Confidential	_	_	Rev.	1.8	59/125Page

```
changelog - 2011/1/1 1 Renesas new
style_module sc
`define MODE1
#include "common.h"
\#define ADD(a, b) ((a)+(b))
module test
clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header
uinb en i
uin8 din1
sin16 din2[4]
uoutb en o
uout8 dout1
sout16 dout2[4]
ureg16 sig1[4] = 1,
svar16 tmp1[4] = \{1, 2, 3, 4\}
int tmp2
uvar8 tmp4 -range_check -max 128 -mig/16
`ifdef MODE1
const uvar8 par [4] = \{1, 2, 3, 4\}
 `else
const uvar8 par [4] = \{5, 6, 7/8\}
 `endif
`ifdef TESTBENCH
ureg8 tb_reg
`endif
#ifdef DEBUG SIM
uchar tmp3
#endif
umem 8 128 ram1 rw1 1 -cs=low -ig/it=rand
umem 16 256 ram2 r1w1:r 2 -p/efix=m_
cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1
func void m_func1(var8 x, svar16 y)
func int m func2(int x)
struct st{
  int a, b;
  st():a(0),b(0) {}
};
std∷string str;
```

```
Reset function
   test.cpp (2/3)
                                     Called from reset block of
                                     SC CTHREAD
void test∷reset_main_cth() {-
    soft_rst.write(0); 🛶
                                   Initialization for
    en_o.write(0);
                                   soft reset signal
    dout1. write(0);
    for (int i0 = 0; i0 < 4; i0++)
        dout2[i0].write(0);
                                             Initialization for port and
                                             signal
    for (int i0 = 0; i0 < 4; i0++) {
                                            For array, all elements are
        sig1[i0].write(1);
                                             initialized by "for" sentence
    tmp1[0] = 1;
    tmp1[1] = 2;
                             Initialization for member variable
    tmp1[2] = 3;
                             For the array initialized by each
    tmp1[3] = 4;
                              element, each index is initialized
    tmp2 = 0;
                              one by one
   tmp4 = 0;
#ifdef _DEBUG_SIM
                            Effective only when _DEBUG_SIM
   tmp3 = 0;
                            macro is defined
#endif___
    MEM_INIVAL_1_E(ram1, ,0, 1, ad1, wd1, we1, cs1_n);
    MEM_INIVAL_2R(ram2, m_, ra1);
                                     Macro of initialization for
void test::reset_sub_cth() {
                                      memory port and pipeline
                                      register array
void test::my_wait_main_cth() {
    prev_wait_main_cth();
                                        Extended wait function
    wait();
                                        -The body of prev_wait_xxx() and
    post_wait_main_cth();
                                         the body of post_wait_xxx()
                                         are generated in header file
                                        -The function generated automatically
void test::my wait sub cth() {
                                         by command or option is called in
    prev_wait_sub_cth();
                                         prev_wait_xxx() and post_wait_xxx().
    wait();
                                        - The function which should be executed
    post wait sub cth();
                                          before
                                                 wait()
                                                            is called
                                          prev_wait_xxx(). The function which
                                          should be executed after wait() is
<continue to next page>
                                          called in post_wait_xxx().
```

Confidential	-	-	Rev.	1.8	60/125Page
-	High-Level design supporting tool ssgen user's m			ser's manual	

```
changelog - 2011/1/1 1 Renesas new
style module sc
`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))
module test
clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header
uinb en i
uin8 din1
sin16 din2[4]
uoutb en o
uout8 dout1
sout16 dout2[4]
ureg16 sig1[4] = 1
svar16 tmp1[4] = \{1, 2, 3, 4\}
int tmp2
uvar8 tmp4 -range_check -max 128 -min 16
`ifdef MODE1
const uvar8 par[4] = \{1, 2, 3, 4\}
 `else
const uvar8 par [4] = \{5, 6, 7, 8\}
 endif
`ifdef TESTBENCH
ureg8 tb_reg
`endif
#ifdef DEBUG SIM
uchar tmp3
#endif
umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 r1w1:r 2 -prefix=m_
cthread main_cth
cthread sub_cth -rst rst
method main_meth en_i din1
func void m_func1(var8 x, svar16 y)
func int m_func2(int x)
struct st{
 int a. b;
  st():a(0),b(0) {}
std∷string str;
```

# test.cpp (3/E)

```
void test∷req_ram1(sc_uint<7> addr) {
    MEM_REQ_1_E(ram1, 0, ad1, cs1_n);
void test::rd_ram1(sc_uint<8>& data) {
    MEM_RD_1(ram1, 1, , rd1);
sc_uint<8> test::rd_ram1() {
    sc uint<8> data;
    MEM_RD_1 (ram1, 1, , rd1);
void test::wr_ram1(sc_uint<7> addr, sc_uint<8> data) {
    MEM_WR_1_E(ram1, , 1, 0, ad1, wd1, we1, cs1_n);
void test::req_ram2(sc_uint<8> addr) {
    MEM_REQ_2(ram2, m_, ra1);
void test::rd_ram2(sc_uint<16>& data) {
    MEM_RD_2(ram2, 2, m_, rd1);
sc_uint<16> test::rd_ram2() {
    sc_uint<16> data;
    MEM_RD_2(ram2, 2, m_, rd1);
    return data:
                                        memory access function for ram1/ram2
                                        ·req_***: Send read request
                                        ·rd_***: Receive read data
                                        ·wr_*** : send write request
```

## Assertion macro SSGEN\_ASSERT


```
• Extended macro of "assert"
• Definition of SSGEN_ASSERT is in ssgenlib.h
• You can switch force-quit of simulation by specifying macro
  "_DEBUG_SIM" in compiling
· You can use this macro for assertion in your code.
                                                        When specifying
#if !defined(__CTOS__) && !defined(CALYPTO_SYSC)
                                                         "_DEBUG_SIM" in
#ifdef __DEBUG_SIM_ _ _ _ _
                                                        compiling, only output
                                                        message and not
#define SSGEN ASSERT(a) ¥
  if(!(a)) SC_REPORT_WARNING( "assert check", #a );
                                                        force-quit simulation.
#else
#define SSGEN_ASSERT(a) assert((a));
#end if
                                           When not specifying "_DEBUG_SIM",
                                            force-quit simulation by assert.
#else
#define SSGEN ASSERT(a) -
                                 Nothing when except simulation
#endif
```

Confidential	-	-	Rev.	1.8	61/125Page
-	High-Level design supporting tool ssgen user's many				ser's manual

# 8.1.2 testbench description

Here shows testbench description(tb\_test.h/tb\_test.cpp/main\_test.cpp) generated from module definition file test.in. (the description of test.in is omitted partially)

# test.in tb\_test.h (1/2)



Confidential	-	=	Rev.	1.8	62/125Page
-		High-Level design su	High-Level design supporting tool ssgen user's man		ser's manual

# tb\_test.h (2/E)

```
changelog - 2011/1/1 1 Renesas new
style module sc
                                                          MEM_INIVAL_2W_E(ram2, m_, 0, 0, wa1, wd1, we1, cs1);
                                                                                                           Macro of initialization
`define MODE1
                                                                                                           for write memory port and
#include "common.h"
                                                      void my wait() {
                                                                                                           pipeline register array
\#define ADD(a, b) ((a)+(b))
                                                         wait();
                                                         MEM_NEG_2W_E(ram2, m_, 0, 0, we1, cs1)__
module test
                                                                                                           Macro of negating write
                                                                                                           enable signal of ram?
clock clk
                                                     void wr_ram2(sc_uint<8> addr, sc_uint<16> data)
areset rst_n neg
                                                         MEM_WR_2(ram2, m_, 1, 1, wa1, wd1, we1, cs1);
sreset rst pos
                                                                                                        Member function of sending
soft_reset_soft_rst pos header
                                                                                                        write request to ram2
                                                     MEM_PIPE(ram2, 2)
                                                                            Refer to the next page
                                                                                                        Please call these functions
uinb en_i
                                                                                                         when implement memory access.
                                                     ssgen_trace_file* m_tf
uin8 din1
                                                     void vcd_trace(ssgen_trace_file* tf) {
sin16 din2[4]
                                                         m tf = tf;
uoutb en_o
                                                          if (tf != 0) - { - - - - - -
uout8 dout1
                                                              std::string nm = std::string(name());
                                                              sc_trace(tf, clk, nm + ".clk");
sout16 dout2[4]
                                                              sc_trace(tf, rst_n, nm + ".rst_n");
                                                                                                            Description of wave dump for
                                                              sc_trace(tf, rst, nm + ".rst");
ureg16 sig1[4] = 1
                                                                                                            port and signal
                                                              sc trace(tf, en i, nm + ".en i");
                                                                                                            For array, all elements are
                                                              sc trace(tf, din1, nm + ".din1");
svar16 tmp1[4] = \{1, 2, 3, 4\}
                                                                                                            dumped by "for" sentence
int tmp2
                                                              for (int i0 = 0; i0 < 4; i0++) {
uvar8 tmp4 -range_check -max 128 -min 16
                                                                  std∷ostringstream indx;
                                                                   indx << "(" << i0 << ")";
`ifdef MODE1
                                                                   sc_trace(tf, din2[i0], nm + ".din2" + indx.str());
const uvar8 par [4] = \{1, 2, 3, 4\}
                                                              sc_trace(tf, en_o, nm + ".en_o");
const uvar8 par [4] = \{5, 6, 7, 8\}
                                                              sc_trace(tf, dout1, nm + ".dout1");
 `endif
                                                              for (int i0 = 0; i0 < 4; i0++) {
                                                                  std::ostringstream indx;
`ifdef TESTBENCH
                                                                   indx << "(" << i0 << ")";
                                                                  sc_trace(tf, dout2[i0], nm + ".dout2" + indx.str());
ureg8 tb_reg
`endif
                                                              sc_trace(tf, tb_reg, nm + ".tb_reg");
#ifdef _DEBUG_SIM
                                                 #ifdef _MEM_MODEL_____
                                                             sc_trace(tf, m_ram2_wa1, nm + ".m_ram2_wa1");
sc_trace(tf, m_ram2_wd1, nm + ".m_ram2_wd1");
sc_trace(tf, m_ram2_we1, nm + ".m_ram2_we1");
sc_trace(tf, m_ram2_cs1, nm + ".m_ram2_cs1");
uchar tmp3
#endif
umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 r1w1:r 2 -prefix=m_
                                                 #endif
                                                                                                        Description of wave
cthread main_cth
                                                     }
                                                                                                        dump for memory port
cthread sub_cth -rst rst
                                                                                                        ram2 is specified with
                                                     void thread_main();
                                                                                                        prefix "m "
<omitted>
                                                 };
                                                                            Declaration of member
                                                 #endif // TB_TEST_H
                                                                            function for thread
```

Comidential	_	High-Level design su		tool sogen us	
Confidential	_	<u>_</u>	Rev.	1.8	63/125Page

```
changelog - 2011/1/1 1 Renesas new
style_module sc
`define MODE1
#include "common.h"
#define ADD(a, b) ((a)+(b))
module test
clock clk
areset rst_n neg
sreset rst pos
soft_reset soft_rst pos -header
uinb en i
uin8 din1
sin16 din2[4]
uoutb en_o
uout8 dout1
sout16 dout2[4]
ureg16 sig1[4] = 1
svar16 tmp1[4] = \{1, 2, 3, 4\}
int tmp2
uvar8 tmp4 -range check -max 128 -min 16
`ifdef MODE1
const uvar8 par [4] = \{1, 2, 3, 4\}
const uvar8 par [4] = \{5, 6, 7, 8\}
 endif
`ifdef TESTBENCH
ureg8 tb_reg
`endif
#ifdef _DEBUG_SIM
uchar tmp3
#endif
umem 8 128 ram1 rw1 1 -cs=low -init=rand
umem 16 256 ram2 r1w1:r 2 -prefix=m_
cthread main cth
cthread sub_cth -rst rst
<omitted>
```

## tb\_test.cpp

# Extended class of VCD trace ssgen\_trace\_file

```
·This class inherits the vcd_trace_file class of SystemC library.
•m_tf (ssgen_trace_file* m_tf;) is only declared in testbench.
·You can control VCP file dump by using member functions on ()/off() of this class.
void tb_test::thread_main() { // SC_CTHREAD of testbench
    reset_function();
    wait();
    // please write here!
    for (int i=0; i<100+10; i++) {
      if (m_tf != NULL) { // Please describe this code if you use on()/off().
        if(i < 45)
          m_tf->on(); // VCD file dump ON
        }else if(i < 80) {
          m_tf->off(); // VCD file dump OFF
          m_tf->on(); // VCD file dump ON
      }
      my_wait();
    sc_stop();
    my_wait();
```

Confidential	-	-	Rev.	1.8	64/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

## main\_test.cpp (1/4)

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
                                      Include header file
                                      ·test.h: header file of test module
<u>// main_test.cpp</u>
                                      ·tb test.h : header file of testbench
#include "test.h"
#include "tb_test.h"
#include "mem_rw1.h'
                                 Include memory model
#include "mem_r1w1.h"
                                 mem_rw1.h : single port memory model
                                 - mem_r1w1.h : 2port memory model
sc_uint<8> *ptr_ram1;
sc_uint<16> *ptr_ram2;
                                    Declaration of memory array pointer
int sc_main(int argc, char *argv[]) {
    bool vcd dump = 0;
    int vcd depth = HIER MAX;
    int clk1_period = 10;
                                                             ON/OFF switching of VCD dump
    for (int i = 1; i \le argc; i++) {
                                                             To the command line argument of simulation
        // vcd dump control
                                                               \cdot "- vcd" is specified, VCD dump is ON for all
        if (strcmp(argv[i], "-vcd") == 0) {
                                                               hierarchies
            vcd_dump = 1;
                                                               ·"- vcd 2" is specified, VCD dump is ON for 2 level
            if (i < argc - 1 \&\& *argv[i+1] != '-') {
                                                               hierarchies
                vcd_depth = atoi(argv[i+1]);
                j++;
            }
        else if (strcmp(argv[i], "-clk1") == 0) {
            if (i < argc - 1 && *argv[i+1] != '-') {
                clk1_period = atoi(argv[i+1]);
                                                            You can change the clock period of clk1
                                                            by "-clk1" command line option
                                                            Default: 10ns
        // command line sample (you can customize)
        else if (strcmp(argv[i], "-mode") == 0) {
            i++;
            if (i < argc) {
                if (strcmp(argv[i], "0") == 0) {
                                                             Please customize another command line
                                                             argument ("-mode" is reference)
                else {
                                                   Clock generation
    sc_set_time_resolution(1, SC_PS);
    sc_clock clk("clk", clk1_period, SC_NS);
    ptr_ram1 = new sc_uint < 8 > [128];
                                                Memory array allocation
   ptr_ram2 = new sc_uint<16> [256];
                                           Instantiation of test module and testbench
   test test0("test0");
   tb_test tb_test0("tb_test0")
                                                                                       Instantiation of memory model
                                                                                       (only when _ MEM_MODEL macro is specified)
#ifdef MEM MODEL
                                                                                       mem_rw1 : single port memory
    \label{lem:mem_rw1} $$ mem_rw1\leq c_uint\leq 7$, sc_uint\leq 8$, 1, 1, 0, 128$ $$ ram1("ram1", ptr_ram1, -1)$; 
#endif
                                                                                       mem_r1w1 : 2 port memory
                                                                                       memory model template argument is:
#ifdef _MEM_MODEL
                                                                                       <bit width of address, bit width of data,</pre>
    mem_r1w1 \langle sc\_uint \langle 8 \rangle, \ sc\_uint \langle 16 \rangle, \ 2, \ 1, \ 1, \ 256 \rangle \ ram2 ("ram2", \ ptr\_ram2, \ 0);
                                                                                        latency, we level, cs level,
                                                                                        re level (only when mem_r1w1),
                                                                                        number of words>
<continue to next page>
```

Confidential	-	-	Rev.	1.8	65/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

## main\_test.cpp (2/4)

```
sc_signal < bool > rst n;
   sc_signal < bool > rst;
    sc_signal < bool > en_i;
    sc_signal < sc_uint<8> > din1;
                                                Signals between ports of
    sc signal \langle sc int\langle16\rangle \rangle din2[4];
                                                test module and testbench
    sc_signal < bool > en_o;
    sc_signal < sc_uint<8> > dout1;
    sc\_signal < sc\_int<16> > dout2[4];
#ifdef <u>MEM_MODEL</u>
   sc_signal < sc_uint<7> > ram1_ad1;
    sc_signal < sc_uint<8> > ram1_wd1;
                                                Signals between ports of test
    sc_signal < sc_uint<8> > ram1_rd1;
                                                module and single port memory
   sc_signal < bool > ram1_we1;
                                                model
  sc_signal < bool >ram1_cs1_n;
#endif
#ifdef__MEM_MODEL_____
  /sc_signal < sc_uint<8> > m_ram2_wa1;
    sc_signal < sc_uint<16> > m_ram2_wd1;
                                                 Signals between ports of
   sc_signal < bool > m_ram2_we1;
                                                  test module and test bench
   sc_signal < bool > m_ram2_cs1;
                                                 and 2port memory model
    sc_signal < sc_uint<8> > m_ram2_ra1;
    sc_signal < sc_uint<16> > m_ram2_rd1;
   sc_signal < bool >m_ram2_re1;
#endif
    test0.clk(clk);
                                           Signal connections with test module
    test0.rst_n(rst_n);
    test0. rst (rst);
    test0. en_i (en_i);
    test0. din1(din1);
#ifndef _MODE_RTL
    for (int i0 = 0; i0 < 4; i0++) {
        test0.din2[i0](din2[i0]);
#else
                                      When connect to RTL by CoSim
    test0. din2_0 (din2[0]);
                                       (_MODE_MACRO is effective), array port
    test0. din2_1 (din2[1]);
                                      must be separated to scalar port
    test0. din2_2(din2[2]);
    test0. din2_3 (din2[3]);
#endif
    test0. en_o(en_o);
    test0. dout1(dout1);
#ifndef _MODE_RTL
    for (int i0 = 0; i0 < 4; i0++) {
        test0. dout2[i0] (dout2[i0]);
#else
    test0. dout2_0(dout2[0]);
    test0. dout2_1 (dout2[1]);
    test0. dout2_2(dout2[2]);
    test0. dout2_3(dout2[3]);
#endif
<continue to next page>
```

Confidential	-	•	Rev.	1.8	66/125Page
-		High-Level design su	High-Level design supporting tool ssgen user's m		ser's manual

## main\_test.cpp (3/4)

```
#ifdef _MEM_MODEL
   test0. ram1_ad1(ram1_ad1);
   test0.ram1_wd1(ram1_wd1);
                                    Signal connection with test
    test0. ram1_rd1 (ram1_rd1);
                                    module for single port memory
    test0.ram1_we1(ram1_we1);
   test0. ram1_cs1 (ram1_cs1_n);
#endif
                                           Signal connection with test module
#ifdef_MEM_MODEL_____
                                           for 2 port memory read
   test0. m_ram2_ra1(m_ram2_ra1);
   test0.m_ram2_rd1(m_ram2_rd1);
#endif
    tb_test0.clk(clk);
    tb_test0. rst_n(rst_n);
    tb_test0. rst(rst);
                                                  Signal connections with testbench
    tb_test0. en_i (en_i);
    tb_test0. din1(din1);
    for (int i0 = 0; i0 < 4; i0++) {
        tb_test0. din2[i0] (din2[i0]);
         tb_test0. en_o (en_o);
    tb_test0. dout1 (dout1);
    for (int i0 = 0; i0 < 4; i0++) {
        tb_test0. dout2[i0] (dout2[i0]);
#ifdef_MEM_MODEL
   tb_test0.m_ram2_wa1(m_ram2_wa1);
                                               Signal connections with testbench for
    tb_test0. m_ram2_wd1 (m_ram2_wd1);
                                               2 port memory write
    tb_test0. m_ram2_we1 (m_ram2_we1);
   tb_test0_m_ram2_cs1(m_ram2_cs1);_
#endif
#ifdef_MEM_MODEL
                                   Signal connections with single
   ram1.clk(clk);
                                   port memory
   ram1.ad1(ram1_ad1);
   ram1.wd1(ram1_wd1);
   ram1.we1(ram1 we1);
   ram1.rd1(ram1_rd1);
   /ر(ram1_cs1_n/
#endif
#ifdef__MEM_MODEL
                                     Signal connections with 2port memory
   ram2.clk(clk);
    ram2.wa1(m_ram2_wa1);
    ram2.wd1(m_ram2_wd1);
                                    Read enable signal of ram2 is always 1 because
   ram2.we1(m_ram2_we1);
                                    ram2 does not have read enable
   ram2.ra1(m_ram2_ra1);
   ram2.rd1(m_ram2_rd1) 🕇
   ram2.re1(m_ram2_re1);
    m_ram2_re1.write(1);
#endif
<continue to next page>
```

Confidential	-	-	Rev.	1.8	67/125Page
-	- High-Level design supporting tool ssgen use		ser's manual		

# main\_test.cpp (4/E)

```
ssgen_trace_file *tf = NULL;
                                                                      Open test.vcd when "-vcd" is set
    if (vcd_dump == 1) tf = create_ssgen_trace_file("test");
#ifndef _MODE_RTL
                                                                      to command line option
    test0. vcd_trace(tf, vcd_depth);
#endif
    tb\_test0.\ vcd\_trace(tf);
\#ifdef \_MEM\_MODEL
    ram1. vcd_trace(tf);
#endif
\verb|#ifdef _MEM_MODEL| \\
    ram2.vcd_trace(tf);
#endif
                        Start simulation
    sc_start();
    if (vcd_dump == 1) {
        sc\_close\_vcd\_trace\_file(tf);
        ssgen_trace_post("test.vcd");
    return 0;
}
```

Confidential	-	-	Rev.	1.8	68/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# 8.1.3 memory model

Here shows memory model description (mem\_rw1.h/mem\_r1w1.h) generated with the specification of the command line option "- mem" when ssgen is executed.

mem\_rw1.h is Single port memory model and mem\_r1w1.h is 2port memory model.

2port memory model reports warning message when read access and write access are occurred at same clock cycle and same address. However, when read access has no read enable like ram2 in described above example, this warning message may be shown once immediately after simulation start. This phenomenon is produced when the first memory access is "write access to address 0".

All memory models which are generated by ssgen have a function storing previous value of read data port. So, if you don't expect to store previous value of read data, please change memory model directly. (Please refer to pink balloon as an example.)

## mem\_rw1.h (1/3)

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
//=
#ifndef MEM R1W1 H
#define MEM_R1W1_H
template <typename T_ADDR, typename T_DATA, int T_LAT=1, int T_ACTW=1, int T_ACTC=T_ACTW, int T_WORD=0>
class mem_rw1 : public sc_module {
public:
                                                             Class template arguments:
    sc_in <bool> clk;
                                                             T ADDR: data type of address
    sc_in < T_ADDR > ad1;
                                                             T_DATA: data type of data
    sc_in < T_DATA > wd1;
                                                             T_LAT: latency (1\sim4)
    sc_in < bool > we1;
                                                             T_ACTW: level of write enable (1 or 0)
    sc_out < T_DATA > rd1;
                                                             T_ACTC: level of chip select (1 or 0)
    sc_in < bool > cs1;
                                                             T_WORD: number of words
   sc_signal < T_ADDR > reg_ad[T_LAT];
   sc_signal < T_DATA > reg_wd[T_LAT];
                                                      Buffer for latency
    sc_signal < bool > reg_we[T_LAT];
   sc_signal < bool > reg_cs[T_LAT];
    T_DATA* ptr_mem;
    SC HAS PROCESS (mem rw1);
    mem_rw1(sc_module_name nm, T_DATA* ptr)
        : sc_module(nm)
        , clk("clk")
        , ad1 ("ad1")
        , wd1 ("wd1")
        , we1("we1")
        , rd1("rd1")
        , cs1("cs1")
                                                                  Latency should be between 1 and 4
        , ptr_mem(ptr)
       if (T_LATENCY < 1 || T_LATENCY > 4) {
            cout << "memory latency must be from 1 to 4." << endl;
            sc_assert(1);
            exit(0);
<continue to next page>
```

Confidential	-	-	Rev.	1.8	69/125Page
-	High-Level design supporting tool ssgen user's ma		ser's manual		

# mem\_rw1.h (2/3)

```
T_DATA val = 0;
       int wid = val.length();
       int num = (wid + 15) >> 4;
       if (init > 0) {
           val = get_init(num, init);
                                                     Initialization of memory array
       for (int i = 0; i < T_WORD; i++) {
           if (init == -1) {
               val = get_init(num, init);
           ptr_mem[i] = val;
       }_____
       SC_CTHREAD(thread_main, clk.pos());
    T_DATA get_init(int num, int init) {
#ifndef _USE_AC
#define DATA16 sc_biguint<16>
#define DATA16 ac_int<16, false>
#endif
       T_DATA result = 0;
                                                        Function generating initial value
       DATA16 part;
       for (int i = 0; i < num; i++) {
           if (init == -1) {
               part = (DATA16) rand();
           else {
               part = (DATA16) init;
           if (i == 0) {
               result = part;
           else {
               result = result | ((T_DATA)part << (16*i));
       return result;
    void thread_main() {
       rd1.write(0);
       for (int i = 0; i < T LAT; i++) {
           reg_ad[i].write(0);
           reg_wd[i].write(0);
           reg_we[i].write(!T_ACTW);
           reg_cs[i].write(!T_ACTC);
       wait();
<continue to next page>
```

Confidential--Rev.1.870/125Page-High-Level design supporting toolssgen user's manual

# mem\_rw1.h (3/E)

```
If you don't expect to store previous value of read data, please add the following code after while(1) rd1.write(get_init(1, -1));
```

```
while (1) - { --
           if (T_LAT == 1) {
               if (T_WORD != 0) {
                                                                                       When latency is 1
                   if (ad1.read() >= T WORD) {
                       << name() << "'s address = "
                                                        << ad1. read() << endl;
                       sc_stop();
                       wait();
                                                      Out of bounds check for
                                                      number of words
               if (cs1.read() == T_ACTC) {
                   if (we1 read() = T_ACTW) {
                                                                       Write access
                       ptr_mem[(int) ad1. read()] = wd1. read();
                                                                     Read access
                   else {
                       rd1.write(ptr_mem[(int)ad1.read()]);
                                                                    When latency is between 2 and 4
           else {
               reg_ad[T_LAT-2]. write(ad1. read());
               reg_wd[T_LAT-2].write(wd1.read());
               reg_we[T_LAT-2].write(we1.read());
               reg_cs[T_LAT-2].write(cs1.read());
               for (int i = 0; i < T_LAT-2; i++) {
                   reg_ad[i].write(reg_ad[i+1].read());
                   reg_wd[i].write(reg_wd[i+1].read());
                   reg_we[i].write(reg_we[i+1].read());
                   reg_cs[i].write(reg_cs[i+1].read());
              if (T_WORD != 0) {
                   if (reg\_ad[0].read() >= T_WORD) {
                       cout << "[Error @" << sc_time_stamp()</pre>
                            << "] Read/Write access over size: "
                            << name() << "'s address = " << reg_ad[0].read() << endl;
                       sc stop();
                       wait();
                                                           Out of bounds check for
                   }
                                                           number of words
               if (reg_cs[0].read() == T_ACTC) {
                   if (reg_we[0].read() = T_ACTW) {
                                                                                  Write access
                       ptr_mem[(int)reg_ad[0].read()] = reg_wd[0].read();
                   else {
                                                                               Read access
                       rd1.write(ptr_mem[(int)reg_ad[0].read()]);
           wait();
   }
  void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
       if (tf != 0 && depth > 0) {
           std::string nm = std::string(name());
           sc_trace(tf, wd1, nm + ".wd1");
                                                                        Description of wave dump
                                                                        for all memory ports
           sc_trace(tf, we1, nm + ".we1");
           sc_trace(tf, rd1, nm + ".rd1");
           sc_trace(tf, cs1, nm + ".cs1");
#endif // MEM RW1 H
```

-		High-Level design supporting tool ssgen user's manual				
Confidential	-	-	Rev.	1.8	71/125Page	

## mem\_r1w1.h (1/5)

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
 // Renesas Group Confidential
 #ifndef MEM_R1W1_H
 #define MEM_R1W1_H
 template < typename \ T\_ADDR, \ typename \ T\_DATA, \ int \ T\_LAT=1, \ int \ T\_ACTW=1, \ int \ T\_ACTC=T\_ACTW, \ int \ T\_ACTR=T\_ACTW, \ i
                              int T_WORD=0>
 class mem_r1w1 : public sc_module {
                                                                                                                                                                               Class template arguments:
public:
                                                                                                                                                                                T_ADDR: data type of address
             sc_in <bool> clk;
                                                                                                                                                                                T_DATA: data type of data
             sc_in < T_ADDR > wa1;
                                                                                                                                                                               T_LAT: latency (1~4)
             sc_in < T_DATA > wd1;
                                                                                                                                                                               T_ACTW: level of write enable (1 or 0)
             sc in < bool > we1;
                                                                                                                                                                               T_ACTC: level of chip select (1 or 0)
             sc_in < bool > cs1;
                                                                                                                                                                               T_ACTR: level of read enable (1 or 0)
             sc_in < T_ADDR > ra1;
                                                                                                                                                                               T_WORD: number of words
             sc_out < T_DATA > rd1;
             sc_in < bool > re1;
          sc_signal < T_ADDR > reg_wa[T_LAT];
            sc_signal < T_DATA > reg_wd[T_LAT];
                                                                                                                                                        Buffer for latency
            sc_signal < bool > reg_we[T_LAT];
            sc_signal < bool > reg_cs[T_LAT];
            sc_signal < T_ADDR > reg_ra[T_LAT];
            sc_signal < bool > reg_re[T_LAT];
            T_DATA* ptr_mem;
            T_ADDR pre_addr;
                             pre_match;
            boo l
             SC_HAS_PROCESS (mem_r1w1) ;
 <continue to next page>
```

Confidential	-	-	Rev.	1.8	72/125Page	
-		High-Level design supporting tool ssgen user's manual				

## mem\_r1w1.h (2/5)

```
mem_r1w1(sc_module_name nm, T_DATA* ptr, int init = 0)
       : sc_module(nm)
        , clk("clk")
       , wa1 ("wa1")
       , wd1 ("wd1")
        , we1 ("we1")
        , cs1("cs1")
        , ra1("ra1")
        , rd1 ("rd1")
        . re1("re1")
       , ptr_mem(ptr)
       , pre_addr(0)
                                                                 Latency should be between 1 and 4
       , pre_match(false)
       if (T_LAT < 1 \mid \mid T_LAT > 4) {
           cout << "memory latency must be from 1 to 4." << end];
            sc_assert(1);
            exit(0);
        T_DATA val = 0;
        int wid = val. length();
        int num = (wid + 15) \gg 4;
        if (init > 0) {
            val = get_init(num, init);
                                                    Initialization of memory array
        for (int i = 0; i < T_WORD; i++) {
            if (init == -1) {
                val = get_init(num, init);
            ptr_mem[i] = val;
        SC_CTHREAD(thread_main, clk.pos());
   T_DATA get_init(int num, int init) {
#ifndef _USE_AC
#define DATA16 sc_biguint<16>
#else
#define DATA16 ac_int<16, false>
#endif
        T_DATA result = 0;
        DATA16 part;
        for (int i = 0; i < num; i++) {
                                                          Function generating initial value
            if (init == -1) {
                part = (DATA16) rand();
            else {
                part = (DATA16) init;
            if (i == 0) {
                result = part;
            else {
                result = result | ((T_DATA)part << (16*i));
        return result;
<continue to next page>
```

-		High-Level design su	pporting	tool ssgen us	er's manual
Confidential	-	-	Rev.	1.8	73/125Page

#### mem\_r1w1.h (3/5)

```
void thread main() {
        rd1. write (0);
        for (int i = 0; i < T_LAT; i++) {
            reg_wa[i].write(0);
            reg_wd[i].write(0);
            reg_we[i].write(!T_ACTW);
            reg_cs[i].write(!T_ACTC);
                                             If you don't expect to store previous
            reg_ra[i].write(0);
                                             value of read data, please add the
            reg_re[i].write(!T_ACTR);
                                             following code after while(1)
                                               rd1.write(get_init(1, -1));
        wait();
        while (1) { —
            if (T_LAT == 1) {
                if (T_WORD != 0) {
                    if (wa1.read() >= T_WORD) {
                                                                          Out of bounds check for
                        \verb"cout" << "[Error @" << sc_time_stamp" ()
                             << "] Write access over size: "
                             << name() << "'s address = " << wa1.read() << endl;</pre>
                        sc_stop();
                                                                                         When latency is 1
                        wait();
                    if (ra1.read() >= T_WORD) {
                        cout << "[Error @" << sc_time_stamp()</pre>
                             << "] Read access over size:
                             << name() << "'s address = " << ra1.read() << endl;</pre>
                        sc_stop();
                        wait();
                if (we1.read() = T_ACTW \&\& cs1.read() = T_ACTC) {
                                                                          Write access
                    ptr_mem[(int)wa1.read()] = wd1.read();
                                                                  Read access
                if (re1.read() == T_ACTR) {
                    rd1.write(ptr_mem[(int)ra1.read()]);
                // conflict check —
                                                Conflict check for Read access and
                if (we1.read() == T_ACTW
                                                Write access
                 && cs1.read() == T_ACTC
                 && re1.read() == T_ACTR
                 && wa1.read() == ra1.read()
                 && (pre_match == false || pre_addr != wa1.read())) {
                    pre_addr = wa1.read();
                    pre match = true;
                    cout << "[Warning @" << sc_time_stamp()</pre>
                         << "] Read/Write access conflict: "
                         << name() << "'s address = " << wa1.read() << endl;
                else {
                    pre_match =false;
<continue to next page>
```

Confidential	-	-	Rev.	1.8	74/125Page
High-Level design supporting tool ssgen user's m				ser's manual	

```
mem_r1w1.h (4/5)
                                                                                      When latency is between 2 and 4
              else {
                reg_wa[T_LAT-2]. write(wa1. read());
                reg_wd[T_LAT-2].write(wd1.read());
                reg\_we[T\_LAT-2].write(we1.read());
                reg\_cs[T\_LAT-2].write(cs1.read());
                reg_ra[T_LAT-2].write(ra1.read());
                reg_re[T_LAT-2]. write(re1.read());
                for (int i = 0; i < T LAT-2; i++) {
                    reg_wa[i].write(reg_wa[i+1].read());
                    reg_wd[i].write(reg_wd[i+1].read());
                    reg_we[i].write(reg_we[i+1].read());
                    reg_cs[i].write(reg_cs[i+1].read());
                    reg_ra[i].write(reg_ra[i+1].read());
                    reg_re[i].write(reg_re[i+1].read());
                                                             Out of bounds check for
                                                             number of words
                if (T_WORD != 0) {
                    if (reg_wa[0].read() >= T_WORD) {
                        \verb"cout" << "[Error @" << sc_time_stamp" ()
                             << "] Write access over size:</pre>
                             << name() << "'s address = " << reg_wa[0].read() << endl;
                        sc_stop();
                        wait();
                    if (reg_ra[0].read() >= T_WORD) {
                        \verb"cout" << "[Error @" << sc\_time\_stamp" ()
                             << "] Read access over size: "
<< name() << "'s address = " << reg_ra[0].read() << endl;</pre>
                        sc_stop();
                        wait():
                }
                                                                                     Write access
                if (reg we[0].read() == T ACTW && reg cs[0].read() == T ACTC) {}
                    ptr_mem[(int)reg_wa[0].read()] = reg_wd[0].read();
                if (reg_re[0].read() == T_ACTR) {
                                                                          Read access
                    rd1.write(ptr_mem[(int)reg_ra[0].read()]);
                                                      Conflict check for Read access and
                // conflict check
                                                      Write access
                if (reg_we[0].read() == T_ACTW
                 && reg_cs[0].read() == T_ACTC
                 & reg_re[0].read() == T_ACTR
                 && reg_wa[0].read() == reg_ra[0].read()
                 && (pre_match == false || pre_addr != reg_wa[0].read())) {
                    pre_addr = reg_wa[0].read();
                    pre_match = true;
                    << name() << "'s address = " << reg wa[0].read() << end];
                else {
                    pre match =false;
            wait();
<continue to next page>
```

Confidential	-	•	Rev.	1.8	75/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# mem\_r1w1.h (5/E)

```
void vcd_trace(ssgen_trace_file* tf, int_depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string(name());
        sc_trace(tf, clk, nm + ".clk");
        sc_trace(tf, wal, nm + ".wal");
        sc_trace(tf, wal, nm + ".wal");
        sc_trace(tf, wel, nm + ".wal");
        sc_trace(tf, csl, nm + ".csl");
        sc_trace(tf, ral, nm + ".ral");
        sc_trace(tf, ral, nm + ".ral");
        sc_trace(tf, rel, nm + ".rel");
    }
};
#endif // MEM_RIW1_H
```

Confidential	-	•	Rev.	1.8	76/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# 8.1.4 memory interface module

When specifying "rw1:r" or "rw1:w" to {u|s}mem command, in order to arbitrate between Read access and Write access, ssgen generates a memory interface module.

If you specify "umem 8 256 ram rw1:r -re -prefix=m\_", the following module is generated.

# m\_ram\_if.h (1/2)

```
ssgen v1.8 (SystemC code for Synthesis Generator)
// Renesas Group Confidential
#ifndef M RAM IF H
#define M_RAM_IF_H
#include <systemc.h>
#include "ssgenlib.h"
SC_MODULE(m_ram_if) {
    sc_in < sc_uint < 8 > m_ram_wa1;
                                               Definition of ports
    sc_in < bool > m_ram_we1;
   sc_in-<-sc_uint<8>-> -m_ram_ra1;
   sc_in < bool > m_ram_re1;
                                           Only when specifying "-re"
   sc_out < sc_uint(8) > m_ram_ad1;
   sc\_out < bool > m\_ram\_cs1; \neg
                                         Only when specifying "-re"
    SC_CTOR(m_ram_if)
        : m_ram_wa1("m_ram_wa1")
        , m_ram_we1("m_ram_we1")
        , m_ram_ra1("m_ram_ra1")
        , m_ram_re1("m_ram_re1")
        , m_ram_ad1("m_ram_ad1")
        , m_ram_cs1("m_ram_cs1")
       SC_METHOD(method_select_addr);
        sensitive
         << m_ram_wa1
                                              Method of select R/W access
         << m_ram_we1</pre>
         << m_ram_ra1
         << m_ram_re1</pre>
        SC_METHOD (method_generate_cs) ;
        sensitive
         << m_ram_we1
                                             Method of generating chip select signal
         << m_ram_re1</pre>
                                             (only when specifying "-re")
<continue to next page>
```

Confidential	-	-	Rev.	1.8	77/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

#### m\_ram\_if.h (2/E)

```
#if !defined(__CTOS__) && !defined(CALYPTO_SYSC)
    void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
         if (tf != 0 && depth > 0) {
             std::string nm = std::string(name());
#ifdef _MEM_MODEL_____
             sc_trace(tf, m_ram_wa1, nm + ".m_ram_wa1");
             sc_trace(tf, m_ram_we1, nm + ".m_ram_we1");
             sc_trace(tf, m_ram_ra1, nm + ".m_ram_ra1");
             sc_trace(tf, m_ram_re1, nm + ".m_ram_re1");
sc_trace(tf, m_ram_ad1, nm + ".m_ram_ad1");
sc_trace(tf, m_ram_cs1, nm + ".m_ram_cs1");
                                                                             Description of wave dump
                                                                             for all ports
#endif
#endif // !defined(__CTOS__) && !defined(CALYPTO_SYSC)
    void method select addr();
    void method_generate_cs();
};
#ifdef __CTOS_
SC_MODULE_EXPORT(m_ram_if);
#endif
\#endif // M_RAM_IF_H\#endif // M_RAM_IF_H
```

#### m\_ram\_if.cpp

```
// ssgen v1.8 (SystemC code for Synthesis Generator)
// Renesas Group Confidential
// m_ram_if.cpp
#include "m_ram_if.h"
void m_ram_if::method_select_addr() {
  if (m_ram_we1.read() == 1)
       m_ram_ad1.write(m_ram_wa1.read());
                                                   Select R/W address
                                                   Write access has a priority over Read access
    else if (m_ram_re1.read() == 1)
        m_ram_ad1.write(m_ram_ra1.read());
    else m_ram_ad1.write(0);
                                                                      Conflict check between R/W accesses
void m ram if::method generate cs() {
  if (m_ram_we1.read() == 1 && m_ram_re1.read() == 1) {
        cout << "[Warning @" << sc_time_stamp()</pre>
         << "] Read/Write access conflict:</pre>
         << name() << "'s address = " << m_ram_wa1.read() << endl;</pre>
   \verb|m_ram_cs1.write(m_ram_we1.read() | m_ram_re1.read());\\
                                                                 Generate chip select signal
                                                                 (only when "-re" option)
```

Confidential	-	-	Rev.	1.8	78/125Page
-	High-Level design		pporting	tool ssgen us	ser's manual

# 8.1.5 CtoS script

Here shows CtoS script (run\_ctos.csh, ctos\_lsfsh, ctos\_test.tcl) generated from module definition file test.in with the specification of command line option "-ctos" when ssgen is executed.

#### **Method of executing CtoS**


%s> run\_ctos.csh

Execute all ctos\_xxx.tcl

%s> run\_ctos.csh ctos\_test.tcl

Execute only ctos\_test.tcl

#### run\_ctos.csh



Confidential	-	-	Rev.	1.8	79/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

#### ctos\_test.tcl (2/3)

```
# slec attribute
set_attr enable_var_correspondences true [get_design]
#set_attr enable_slec_verification true [get_design]
#set_attr optimize_enable_propagate_function_args false [get_design]
define_clock -name clk -period $PERIOD
bui Id
# flatten_array
set a_list [ls $ARRAY]
set b list {}
foreach a $a_list {
    set readOnly [get_attr read_only $ARRAY/$a]
    if \{ read0nlv == 0 \}
        lappend b_list $ARRAY/$a
if {$b_list != ""} {
                                    Flatten arrays
    flatten_array $b_list
# inline_function
                             Inline functions
inline_calls -all
                              (Inline all functions by default)
# loop_unroll
if {[find_combinational_loops]!=""} {
    unroll_loop [find_combinational_loops]
                                                        Unroll combinational loop
# input_delay
set port_list [Is $PORT]
foreach i_port $port_list {
    if { [get_attr is_clock $PORT/$i_port]==0
                                                                                          Setting input delay
        && [regexp [get_attr direction $PORT/$i_port] "in"]==1 } {
                                                                                          (except reset port)
        if {[regexp "rst" $i_port] == 0} {
            external_delay -input $INPUT_DELAY -clock clk1 -edge rise $PORT/$i_port
}
                                                                        Pipeline synthesis command is
                                                                        generated by comment, if "-pipe"
# pipeline main_th
                                                                        option is specified to cthread
set LATENCY_MAIN_TH 3
                                                                        command
set EXPAND_BEFORE_NET # specify net name here
                                                                        Specify an output name in
pipeline_loop -init_interval 1 ¥
                                                                        EXPAND_BEFORE_NET, the output is
  -min_lat_interval 2 ¥
                                                                         "write" at the first in pipeline
  -max_lat_interval ${LATENCY_MAIN_TH} ¥
                                                                         loop in output ports which are
  -expand_before [find -net $EXPAND_BEFORE_NET] ¥
                                                                        scheduled in last stage of
  ${BEHAVIOR}/${NAME}_main_th/nodes/CtoS_MAIN_LOOP_while_begin
                                                                        pipeline
# scheduling effort
\verb|#set_attr scheduling_effort low $\{BEHAVIOR\}/\$\{NAME\}_ma_{\underline{in}}$th
                                                                      Scheduling effort
# synthesis
                                                                      You can specify "low" or "medium".
                           Schedule and
schedule
                                                                      Scheduling effort is "high" in default
                           allocate registers
allocate_registers
write_rtl -non_recursive -slec slec_$ {NAME} . tcl -file $ {NAME} . v $MODULE
                                                                 Generate RTL description and SLEC script
<continue to next page>
```

Confidential	ı	-	Rev.	1.8	80/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# ctos\_test.tcl (3/E)

```
# make reports
file mkdir ./reports_$ {NAME}
report_resources -detail > reports_$ {NAME}/report_resources. log
report_schedule > reports_$ {NAME}/report_schedule. log
report_timing > reports_$ {NAME}/report_timing. log
report_area -detail > reports_$ {NAME}/report_area. log
report_registers -detail > reports_$ {NAME}/report_registers. log
report_summary > reports_$ {NAME}/report_summary. log
source $ {UTIL}/report_resource_sharing. tcl
report_resource_sharing reports_$ {NAME}/report_share. log

#save_design -dir SAVE_DESIGN

Using this if you prefer to save database
exit
```

Confidential	-	-	Rev.		81/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# 8.1.6 SLEC script

Here shows SLEC script (run\_slec\_sc.csh, slec\_sc\_lsfsh, slec\_test\_sc.tcl, run\_slec\_eq.csh, slec\_eq\_lsfsh, slec\_test\_eq.cfg) generated from module definition file test.in with the specification of command line option "-slec" when ssgen is executed.

#### Method of executing SLEC

%s> run\_slec\_sc.csh ## SystemC property check

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

%s> run\_slec\_eq.csh ## SystemC-RTL equivalence check (Need to execute CtoS before SLEC)

Execute all cfg when no command line argument

Execute only selected cfg which is specified in command line argument

```
slec_test_sc.tcl (1/2)
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
set_verification_mode -system_manual -property_checks
set_global exit_on_error 1
set_global solver_cache_location none
set_global flop_checking_at_reset concrete
set_global osci_compliant_initial_value 0
set_global ise_only_neg_check 1
config_trace_files -simdump -auxsignals -dumpmem
limit -realtime 2h
build_design -spec -w -I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_MODEL -DASYNC_RESET_SUPPORT test.cpp
build_design -impl -w -I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_MODEL -DASYNC_RESET_SUPPORT test.cpp
create_waveform -name ACTIVE_HIGH -bitwidth 1 {1}
create waveform -name ACTIVE LOW -bitwidth 1 {0}
create waveform -name ALWAYS LOW -bitwidth 1 {0+}
create_waveform -name ALWAYS_HIGH -bitwidth 1 {1+}
create_constraint -reset -waveform ACTIVE_HIGH spec.rst
create_constraint -reset -waveform ACTIVE_HIGH impl.rst
{\tt create\_constraint\ -waveform\ ALWAYS\_LOW\ spec.\ rst}
create_constraint -waveform ALWAYS_LOW impl.rst
create_constraint -reset -waveform ACTIVE_LOW spec.rst_n
create_constraint -reset -waveform ACTIVE_LOW impl.rst_n
create_constraint -waveform ALWAYS_HIGH spec.rst_n
create_constraint -waveform ALWAYS_HIGH impl.rst_n
<continue to next page>
```

Confidential	-	-	Rev.	1.8	82/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# slec\_test\_sc.tcl (2/E)

```
create_namemap_rule -default

foreach var [find -inst -seq -spec -hier -short_name -attr "local_var_attr"] {
    if { [find -inst -seq -impl -hier -short_name $var]!="" } {
        unmap -flop spec. $var impl. $var
    }
}

check_properties -spec -prop -abr
    check_properties -spec -prop -abw
    check_properties -spec -prop -ise
    check_properties -spec -prop -umr
    #check_properties -spec -prop -asc

foreach prop [find -inst -spec "prop_*"] {
    set_reset_value -list $prop -value 0
}

verify -mode full_proof
quit
```

# #!/bin/csh -f ## ssgen v1.8 (Synthesizable SystemC code Generator) ## Renesas Group Confidential ## source /common/appl/dotfiles/slec. CSHRC\_7.1j bs -os RHEL5 -M 500 -tool slec slec\_sc\_lsfsh \${\*}

#### slec\_test\_eq.cfg

Confidential	-	-	Rev.		83/125Page
High-Level design supporting				tool ssgen us	ser's manual

# 8.1.7 Checker script

Here shows 1Team:System script (run\_1team.csh, user\_waive.sgdc), SSChecker script (run\_sschecker.csh) and Overflow checker (run\_overflow.csh, overflow\_lsfsh, overflow\_test.tcl) generated from module definition file test.in with the specification of command line option "-checker" when ssgen is executed.

#### Method of executing 1Team:System

%s> run\_1team.sh

#### Method of executing SSChecker

%s> run\_sschecker.csh

Check all .cpp when no command line argument

Check only selected .cpp which is specified in command line argument

#### **Method of executing Overflow checker**

%s> run\_overflow.csh

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

#### run 1team.csh

#### user\_waive.sgdc

```
#!/bin/csh -f
##------
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##------
## please write your waiver rule
## sample:
## /common/appl/Atrenta/1teamsystem/1.16.7/SPYGLASS_HOME/waiver/hls_design_waiver.sgdc
## template:
## waive-case -regexp -file ".*" -rule RuleName [-msg "Message"] You can add the suppress report rule
```

Confidential	-	-	Rev.	1.8	84/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# run\_sschecker.csh

```
Use SSChecker of v2.4.1 by default
#!/bin/csh -f
                                                                     It is possible to change path of SSChecker by
                                                                     env_sschecker command.
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
\verb|set SSCHECKER = /common/appl/Renesas/SystemC/utility/SSChecker/v2.4.1/SSChecker.pl| \\
rm All.rpt
set SRC = (\$argv)
if(\$\#SRC == 0) then
    set SRC = `find -name "* cpp"`
foreach a ($SRC)
    if(!-e $a) then
        echo "ERROR: Cannot find $a !"
        continue
    endif
    set module = `echo a \mid sed -e "s/.**{(Y/Y)}//g" -e "s/.cpp//" -e "s/.h//"`
    $SSCHECKER $a -rpt ${module}.rpt -I../src
                                                   Report file is All.rpt
    cat ${module}.rpt >> All.rpt
end
```

#### run\_overflow.csh

```
#!/bin/csh -f
##------
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
##-------
source /common/appl/dotfiles/cadence. CSHRC_ius12. 10s004
source /common/appl/dotfiles/cadence. CSHRC_ctos_v14. 20-p100
bs -M 500 -os RHEL5 -tool ctos overflow_lsfsh ${*}
```

Confidential	-	-	Rev.	1.8	85/125Page	
-		High-Level design supporting tool ssgen user's manual				

#### overflow\_test.tcl

```
## ssgen v1.8 (Synthesizable SystemC code Generator)
 ## Renesas Group Confidential
##==
# parameters
set PERIOD 5000
set INPUT_DELAY 0
set TARGET_LIB tutorial.lbr
# set variables
set NAME test
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays
set BEHAVIOR $MODULE/behaviors
set PORT $MODULE/terms
# preparation
new_design $NAME
set_attr source_files "test.cpp" [get_design]
set_attr compile_flags "-w -D_MEM_MODEL -I/common/appl/Renesas/SystemC/utility/ssgen" [get_design]
set_attr top_module_path $NAME [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
 set_attr reset_registers internal [get_design]
set_attr tech_lib_names $TARGET_LIB [get_design]
set_attr verilog_pragma_keyword "synopsys" [get_design]
define_clock -name clk -period $PERIOD
build
# overflow check
source \ / common/appl/Renesas/SystemC/utility/ctos/check\_overflow/v\underline{1}.\ 65/check\_overflow.\ tcline (a) \ (a) \ (b) \ (b) \ (c) 
check_overflow
file delete -force ./model
                                                                                                                                                      Use Overflow checker v1.65 by default
 exit
                                                                                                                                                       It is possible to change Overflow checker
                                                                                                                                                       file by env_overflow command.
```

Confidential	-	-	Rev.	1.8	86/125Page		
-		High-Level design su	High-Level design supporting tool ssgen user's manual				

# 8.1.8 Macro function for memory access

Here shows the table of macro functions for the memory access generated to SystemC module description and testbench description by specifying umem/smem command. The macro function name is different according to memory type (rw1/r1w1:r/r1w1:w/rw1:r/rw1:w/rw2:a/rw2:b), enable generation existence (-cs/-re option specification existence), -nowd/-noad option specification existence and -ponly option specification existence.

#### 2 port memory (r1w1:r, r1w1:w) of switching array access and port access (-ponly is not specified)

Memory type	2ро	rt read	2port write			
	(r1	w1:r)	(r1w1:w)			
Enable generation	without -re	with -re	without -cs with -cs			
Memory pointer		MEM_PTR (for module) / N	MEM_PTR_A (for testbench)			
Define port&array	MEM_DEF_2R	MEM_DEF_2R_E	MEM_DEF_2W	MEM_DEF_2W_E		
Initialize port name	MEM_ININM_2R	MEM_ININM_2R_E	MEM_ININM_2W	MEM_ININM_2W_E		
Initialize value	MEM_INIVAL_2R[(*2)]	MEM_INIVAL_2R_E[(*2)]	MEM_INIVAL_2W[(*1)]	MEM_INIVAL_2W_E[(*1)]		
Negate enable	-	MEM_NEG_2R_E	MEM_NEG_2W	MEM_NEG_2W_E		
Register Pipe function	MEM_PIP	E_2R_CTOR	MEM_P	IPE_CTOR		
Define Pipe function	MEM_	PIPE_2R	MEN	/_PIPE		
Request function	MEM_REQ_2[(*2)]	MEM_REQ_2_E[(*2)]	-			
Read function	MEM	1_RD_2	-			
Write function		-	MEM_WR_2[(*1)]			

<sup>(\*1) [</sup>\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option

(\*2) [\_NOAD] when specify "-noad" option

#### 2 port memory (r1w1:r, r1w1:w) of only port access (-ponly is specified)

Memory type	2po	rt read	2port write			
	(r1	w1:r)	(r	1w1:w)		
Enable generation	without -re	with -re	without -cs	with -cs		
Memory pointer		None (for mod	odule) / MEM_PTR_A (for testbench)			
Define port&array	MEM_DEF_2R_P	MEM_DEF_2R_E_P	MEM_DEF_2W_P	MEM_DEF_2W_E_P		
Initialize port name	MEM_ININM_2R_P	MEM_ININM_2R_E_P	MEM_ININM_2W_P	MEM_ININM_2W_E_P		
Initialize value	MEM_INIVAL_2R[(*2)]_P	MEM_INIVAL_2R_E[(*2)]_P	MEM_INIVAL_2W[(*1)]_P	MEM_INIVAL_2W_E[(*1)]_P		
Negate enable	-	MEM_NEG_2R_E_P	MEM_NEG_2W_P	MEM_NEG_2W_E_P		
Request function	MEM_REQ_2[(*2)]_P	MEM_REQ_2_E[(*2)]_P		-		
Read function	MEM_	RD_2_P		-		
Write function		-	MEM_WR_2[(*1)]_P	MEM_WR_2_E[(*1)]_P		

<sup>(\*1) [</sup>\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option
(\*2) [\_NOAD] when specify "-noad" option

Confidential	-		Rev.	1.8	87/125Page	
-		High-Level design supporting tool ssgen user's manual				

# Single port memory (rw1, rw1:r, rw1:w) and dual port memory (rw2:a, rw2:b) of switching array access and port access (-ponly is not specified)

Memory type	,	Single port and dual port (rw1, rw2:a, rw2:b)		e port read rw1:r)	Single port write (rw1:w)
Enable generation	without -cs	with -cs	without -re	with -re	without -cs
Memory pointer		MEM_PTR (for n	nodule) / MEM_PTR_A	(for testbench)	
Define port&array	MEM_DEF_1	MEM_DEF_1_E	MEM_DEF_1R	MEM_DEF_1R_E	MEM_DEF_1W
Initialize port name	MEM_ININM_1	MEM_ININM_1_E	MEM_ININM_1R	MEM_ININM_1R_E	MEM_ININM_1W
Initialize value	MEM_INIVAL_1[(*1)]	MEM_INIVAL_1_E[(*1)]	MEM_INIVAL_1R	MEM_INIVAL_1R_E	MEM_INIVAL_1W
Negate enable	MEM_NEG_1	MEM_NEG_1_E	-	MEM_NEG_1R_E	MEM_NEG_1W
Register Pipe function	MEM_F	PIPE_CTOR	MEM_PIPE_2R_CTOR		MEM_PIPE_CTOR
Define Pipe function	MEI	M_PIPE	MEM_	_PIPE_2R	MEM_PIPE
Request function	MEM_REQ_1[(*2)]	MEM_REQ_1_E[(*2)]	MEM_REQ_1R	MEM_REQ_1R_E	-
Read function	MEN	И_RD_1	MEM_RD_1R		-
Write function	MEM_WR_1[(*1)]	MEM_WR_1_E[(*1)]		-	MEM_WR_1

<sup>(\*1) [</sup>\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option

(\*2) [\_NOAD] when specify "-noad" option

# Single port memory (rw1, rw1:r, rw1:w) and dual port memory (rw2:a, rw2:b) of only port access (-ponly is specified)

Memory type	Single po	Single port and dual port Single port read Single port write		Single port write	
	(rw1,	rw2:a, rw2:b)	(rv	w1:r)	(rw1:w)
Enable generation	without -cs	with -cs	without -re	with -re	without -cs
Memory pointer		None (for m	nodule) / MEM_PTR_A (f		
Define port&array	MEM_DEF_1_P	MEM_DEF_1_E_P	MEM_DEF_1R_P	MEM_DEF_1R_E_P	MEM_DEF_1W_P
Initialize port name	MEM_ININM_1_P	MEM_ININM_1_E_P	MEM_ININM_1R_P	MEM_ININM_1R_E_P	MEM_ININM_1W_P
Initialize value	MEM_INIVAL_1_[(*1)]P	MEM_INIVAL_1_E[(*1)]_P	MEM_INIVAL_1R_P	MEM_INIVAL_1R_E_P	MEM_INIVAL_1W_P
Negate enable	MEM_NEG_1_P	MEM_NEG_1_E_P	-	MEM_NEG_1R_E_P	MEM_NEG_1W_P
Request function	MEM_REQ_1[(*2)]_P	MEM_REQ_1_E[(*2)]_P	MEM_REQ_1R_P	MEM_REQ_1R_E_P	-
Read function	ME	M_RD_1_P	MEM_RD_1R_P		-
Write function	MEM_WR_1[(*1)] _P	MEM_WR_1_E[(*1)]_P	-		MEM_WR_1_P

<sup>(\*1) [</sup>\_NOWD] when specify "-nowd" option, [\_NOAD] when specify "-noad" option, [\_NOAW] when specify "-nowd" option and "-noad" option

(\*2) [\_NOAD] when specify "-noad" option

All macro functions are described in ssgenlib.h that is the library header of ssgen. Please refer to Chapter 9 for details of each macro function.

Confidential	-	-	Rev.		88/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# 8.2 Example of output file of hierarchy generation mode


Here shows the SystemC description, the OSCI-Sim script, the VCS-MX script, the IES script, and the CtoS script of module test\_top generated from hierarchy definition file test\_top.in. The execution of ssgen is

%s> ssgen.pl -in test\_top.in -mem -osci -vcs -ies -ctos

Though testbench and memory model are generated, the explanation is omitted because it is similar to module generation mode (Only think test\_top hierarchy to be DUT).

Moreover, in hierarchy generation mode, a module definition file equivalent to module test\_top is generated, shows it also.

In this example, the following hierarchy definition file (test\_top.in) and two module definition files (test1.in,test2.in) as lower hierarchy are used.



Confidential	-	•	Rev.	1.8	89/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 8.2.1 SystemC description of hierarchy module

Here shows SystemC description of Hierarchy module (test\_top.h/test\_top.cpp) generated from hierarchy definition file test\_top.in.

#### test\_top.h (1/2)

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
#ifndef TEST_TOP_H
                             Include guard
#define TEST_TOP_H
                             Macroname = Modulename (Capital letter)_H
#include <systemc.h>
_#include_"ssgenlib.h"
                            Include header file of internal
#include "test1.h"-
                            module
#include "test2.h"
                                     In/out port pulled out from internal module
SC_MODULE(test_top) {
    sc_in < bool > clk1;
    sc in < bool > clk2;
    sc_in < bool > rst_n;
    sc_in < sc_uint<8> > inport;
    sc_out < sc_uint < 8 > tap_out;
    sc_out < sc_uint<8> > outport;
                                                                 Memory port/array definition
                                                                 test1 makes read access to ram1
    test2 makes write access to ram2
    Connection signal from test1 to test2
   sc_signal < sc_uint<8> > dsig1;
    test1 test1_ins;
    test2 test2_ins;
                             Instances of internal modules
    SC_CTOR(test_top)_
                                                        Port and signal name, instance name
       !: clk1("clk1")
       , clk2("clk2")
                                                         initialization
       , rst_n("rst_n")
        , inport("inport")
        , tap_out("tap_out")
                                                          Macro for memory port
         outport("outport")
                                                          name initialization
       MEM_ININM_2R_E(ram1, , , ra1, rd1, re1)
       MEM_ININM_2W_E(ram1, , wa1, wd1, we1, cs1)
       , dsig1("dsig1")
        , test1_ins("test1_ins")
       __test2_ins("test2_ins")
       test1_ins.clk1(clk1);
       test1_ins.rst_n(rst_n);
                                          Signal connections with test1 module
       test1_ins.din(inport);
       test1_ins.dsig1(dsig1);
       test1_ins_dout(tap_out);_
#ifdef _MEM_MODEL
                                          Signal connections with test1 module
       test1_ins.ram1_ra1(ram1_ra1);
                                          for 2 port memory read
       test1_ins.ram1_rd1(ram1_rd1);_
       test1_ins.ram1_re1(ram1_re1);
#endif
<continue to next page>
```

Confidential	-	-	Rev.	1.8	90/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

test\_top.h (2/E)

```
test2_ins.clk2(clk2);
        test2_ins.rst_n(rst_n);
                                            Signal connections with test2 module
        test2_ins.dsig1(dsig1);
        test2_ins.din(tap_out);
        test2_ins. dout(outport);
#ifdef <u>MEM_MODEL</u>
                                             Signal connections with test2 module
        test2_ins.ram1_wa1(ram1_wa1);
                                             for 2 port memory write
        test2_ins.ram1_wd1(ram1_wd1);
        test2_ins. ram1_we1 (ram1_we1);
        test2_ins.ram1_cs1(ram1_cs1);
#endif
#if !defined(__CTOS__) && !defined(CALYPTO_SYSC)
    void vcd trace(ssgen trace file* tf, int depth = HIER MAX) {
        if (tf != 0 && depth > 0) {
          std::string nm = std::string(name());
            sc_trace(tf, clk1, nm + ".clk1");
            sc_trace(tf, clk2, nm + ".clk2");
                                                           Description of wave dump
            sc_trace(tf, rst_n, nm + ".rst_n");
                                                           for port and signal
            sc_trace(tf, inport, nm + ".inport");
            sc_trace(tf, tap_out, nm + ".tap_out");
sc_trace(tf, outport, nm + ".outport");
           _sc_trace(tf, dsig1, nm + ".dsig1");
#ifdef MEM MODEL___
            sc_trace(tf, ram1_ra1, nm + ".ram1_ra1");
            sc_trace(tf, ram1_rd1, nm + ".ram1_rd1");
            sc_trace(tf, ram1_re1, nm + ".ram1_re1");
#endif
                                                                Description of wave
#ifdef _MEM_MODEL
            sc_trace(tf, ram1_wa1, nm + ".ram1_wa1");
                                                                dump for memory port
            sc trace(tf, ram1 wd1, nm + ".ram1 wd1");
            sc_trace(tf, ram1_we1, nm + ".ram1_we1");
            sc_trace(tf, ram1_cs1, nm + ".ram1_cs1");
#endif
            test1_ins.vcd_trace(tf, depth-1);
                                                         Call wave dump function of
            test2_ins.vcd_trace(tf, depth-1); }
                                                         lower hierarchy
#endif // !defined(__CTOS__) && !defined(CALYPTO_SYSC)
#ifdef __CTOS_
                                      Necessary
SC_MODULE_EXPORT(test_top);
                                      description for
#endif
                                      CtoS execution
#endif // TEST_TOP_H
```

#### test\_top.cpp

Confidential	-	-	Rev.	1.8	91/125Page
-		High-Level design su	pporting	tool ssgen us	ser's manual

# 8.2.2 testbench description

tb\_test\_top.h, tb\_test\_top.cpp and main\_test\_top.cpp are generated as testbench file from hierarchy definition file test\_top.in. In this example, because clock of test1 (clk1) has different name with clock of test2 (clk2), two clock generation descriptions are generated in testbench while 2 clocks are connected to shared memory (ram1). Here shows clock generation description, memory model instantiation and port connections of memory model.

#### main\_test\_top.cpp

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
// main_test_top.cpp
                                     Include memory model
#include "test_top.h"
                                     mem_r1w1_2clk.h : 2port memory model with 2 clock
#include "tb_test_top.h"
#include "mem_r1w1_2clk.h"
                                    Declaration of memory array pointer (shared memory)
sc_uint<8> *ptr_ram1;
int sc_main(int argc, char *argv[]) {
    <omitted>
    sc_set_time_resolution(1, SC_PS);
    sc_clock clk("clk1", clk1_period, SC_NS);
sc_clock clk("clk2", clk2_period, SC_NS);
                                                         2 clock generation
    printf("clk1: %d ns (you can change this clock period by \forall "-clk1 PERIOD\forall")\forall n", clk1_period);
    printf("clk2: %d ns (you can change this clock period by \forall y"-clk2 PERIOD\forall ")\forall n", clk2_period);
    ptr_ram1 = new sc_uint < 8 > [128];
   test_top test_top0("test_top0");
                                                      module instantiation
    tb_test_top tb_test_top0("tb_test_top0");
#ifdef _MEM_MODEL
   #endif
    <omitted>
                              Signal connections with 2port memory
#ifdef _MEM_MODEL
   ram1.rclk(clk1);
                                                                     Instantiation of memory model
    ram1.wclk(clk2);
                                                                      (only when _ MEM_MODEL macro is specified)
    ram1.wa1(ram1 wa1);
                                                                     mem_r1w1_2clk : 2 port memory with 2 clock
    ram1. wd1 (ram1_wd1);
                                                                     memory model template argument is:
    ram1. we1 (ram1_we1);
                                                                     <bit width of address, bit width of data,</pre>
    ram1.cs1(ram1 cs1);
                                                                      latency, we level, cs level, re level,
    ram1. ra1 (ram1_ra1);
    ram1. rd1 (ram1_rd1);
                                                                      number of words>
    ram1.re1(ram1_re1);
#endif
    <omitted>
    return 0;
```

Confidential	-	•	Rev.	1.8	92/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 8.2.3 memory model

Here shows 2port memory model with 2 clock (mem\_r1w1\_2clk.h) generated with the specification of the command line option "- mem" when ssgen is executed. This model has read access thread and write access thread respectively, because clock of read access is different to clock of write access. Thus, this model cannot detect conflict access between read and write.

### mem\_r1w1\_2clk.h (1/5)

```
// ssgen v1.8 (Synthesizable SystemC code Generator)
// Renesas Group Confidential
#ifndef MEM_R1W1_2CLK H
#define MEM_R1W1_2CLK_H
template < typename \ T\_ADDR, \ typename \ T\_DATA, \ int \ T\_LAT=1, \ int \ T\_ACTW=1, \ int \ T\_ACTC=T\_ACTW, \ int \ T\_ACTR=T\_ACTW, \ i
                               int T WORD=0>
class mem_r1w1_2clk : public sc_module {
                                                                                                                                                                                                    Class template arguments:
public:
                                                                                                                                                                                                     T_ADDR: data type of address
         sc_in <bool> rclk;
                                                                                                            2 clocks
                                                                                                                                                                                                     T_DATA: data type of data
       _sc_in <bool> wclk; .
                                                                                                                                                                                                     T_LAT: latency (1 \sim 4)
            sc_in < T_ADDR > wa1;
                                                                                                                                                                                                     T_ACTW: level of write enable (1 or 0)
            sc_in < T_DATA > wd1;
                                                                                                                                                                                                     T_ACTC: level of chip select (1 or 0)
            sc in < bool > we1;
                                                                                                                                                                                                     T ACTR: level of read enable (1 or 0)
            sc_in < bool > cs1;
                                                                                                                                                                                                     T WORD: number of words
            sc_in < T_ADDR > ra1;
            sc_out < T_DATA > rd1;
            sc_in < bool > re1;
            sc\_signal < T\_ADDR > reg\_wa[T\_LAT];
            sc_signal < T_DATA > reg_wd[T_LAT];
            sc_signal < bool > reg_we[T_LAT];
            sc_signal < bool > reg_cs[T_LAT];
            sc_signal < T_ADDR > reg_ra[T_LAT];
            sc_signal < bool > reg_re[T_LAT];
            T_DATA* ptr_mem;
            SC_HAS_PROCESS(mem_r1w1_2clk);
<continue to next page>
```

-		High-Level design supporting tool ssgen user's manual				
Confidential	-	-	Rev.	1.8	93/125Page	

#### mem\_r1w1\_2clk.h (2/5)

```
mem_r1w1_2clk(sc_module_name nm, T_DATA* ptr, int init = 0)
       : sc_module(nm)
        , rclk("rclk")
        , wclk("wclk")
        , wa1("wa1")
        , wd1 ("wd1")
        , we1("we1")
        , cs1("cs1")
        , ra1("ra1")
        , rd1("rd1")
        , re1("re1")
        , ptr_mem(ptr)
    {
        if (T_LAT < 1 \mid \mid T_LAT > 4) {
            cout <\!< "memory latency must be from 1 to 4." <\!< end];
            sc_assert(1);
            exit(0);
        T_DATA val = 0;
        int wid = val.length();
        int num = (wid + 15) >> 4;
        if (init > 0) {
            val = get_init(num, init);
        for (int i = 0; i < T_WORD; i++) {
            if (init == -1) {
                val = get_init(num, init);
            ptr_mem[i] = val;
                                                          2 threads
        SC_CTHREAD(thread_read, rclk.pos());
        SC_CTHREAD(thread_write, wclk.pos());
    T_DATA get_init(int num, int init) {
#ifndef _USE_AC
#define DATA16 sc_biguint<16>
#else
#define DATA16 ac_int<16, false>
#endif
        T_DATA result = 0;
        DATA16 part;
        for (int i = 0; i < num; i++) {
            if (init == -1) {
                part = (DATA16) rand();
            else {
                part = (DATA16) init;
            if (i == 0) {
                result = part;
            else {
                result = result | ((T_DATA)part << (16*i));
        return result;
<continue to next page>
```

Confidential	-	-	Rev.	1.8	94/125Page	
-		High-Level design supporting tool ssgen user's manual				

```
mem_r1w1_2clk.h (3/5)
                                     Read access thread
   void thread read() {
       rd1.write(0);
       for (int i = 0; i < T_LAT; i++) {
                                          If you don't expect to store previous
           reg_ra[i].write(0);
                                          value of read data, please add the
           reg_re[i].write(!T_ACTR);
                                          following code after while(1)
                                            rd1.write(get_init(1, -1));
       wait();
       while (1) {
                                                                                        When latency is 1
          if (T_LAT == 1) {
                                                    Out of bounds check for
               if (T_WORD != 0) {
                                                    number of words
                   if (ra1.read() >= T_WORD) {
                      << name() << "'s address = " << ra1.read() << endl;</pre>
                      sc_stop();
                      wait();
                  }
                                                                 Read access
               if (re1.read() == T_ACTR) {
                  rd1.write(ptr_mem[(int)ra1.read()]);
                   _____
           else {
               reg_ra[T_LAT-2].write(ra1.read());
                                                                                     When latency is between 2 and 4
               reg_re[T_LAT-2].write(re1.read());
               for (int i = 0; i < T LAT-2; i++) {
                  reg ra[i].write(reg ra[i+1].read());
                  reg_re[i].write(reg_re[i+1].read());
                                                       Out of bounds check for
                                                       number of words
               if (T_WORD != 0) {
                   if (reg_ra[0].read() >= T_WORD) {
                      cout << "[Error @" << sc_time_stamp()</pre>
                           << "] Read access over size:</pre>
                           << name() << "'s address = " << reg_ra[0].read() << endl;
                      sc_stop();
                      wait();
               if (reg_re[0].read() == T_ACTR) {
                                                                       Read access
                  rd1.write(ptr_mem[(int)reg_ra[0].read()]);
           wait();
<continue to next page>
```

Confidential	-	-	Rev.	1.8	95/125Page	
-		High-Level design supporting tool ssgen user's manual				

```
mem_r1w1_2clk.h (4/5)
                                          Write access thread
   void thread_write() {
       for (int i = 0; i < T LAT; i++) {
           reg_wa[i].write(0);
           reg_wd[i].write(0);
           reg_we[i].write(!T_ACTW);
           reg_cs[i].write(!T_ACTC);
                                                When latency is 1
       wait();
       while (1) {
           if (T_LAT == 1) {
               if (T_WORD != 0) {
                   if (wa1.read() >= T_WORD) {
                                                                 Out of bounds check for
                      number of words
                           << name() << "'s address = " << wa1.read() << endl;</pre>
                       sc_stop();
                      wait();
                  }
                                                                          Write access
               if (we1.read() == T_ACTW && cs1.read() == T_ACTC) {
                   ptr_mem[(int)wa1.read()] = wd1.read();
           else {
               reg_wa[T_LAT-2].write(wa1.read());
               reg\_wd[T\_LAT-2].\,write(wd1.\,read());\\
                                                                               When latency is between 2 and 4
               reg_we[T_LAT-2].write(we1.read());
               reg_cs[T_LAT-2].write(cs1.read());
               for (int i = 0; i < T_LAT-2; i++) {
                   reg_wa[i].write(reg_wa[i+1].read());
                   reg_wd[i].write(reg_wd[i+1].read());
                   reg_we[i].write(reg_we[i+1].read());
                   reg_cs[i].write(reg_cs[i+1].read());
                                                             Out of bounds check for
               if (T_WORD != 0) {
                                                             number of words
                   if (reg_wa[0].read() >= T_WORD) {
                      << name() << "'s address = " << reg_wa[0].read() << endl;</pre>
                       sc_stop();
                      wait();
                                                                                       Write access
               if (reg_we[0].read() = T_ACTW \&\& reg_cs[0].read() = T_ACTC) {
                   ptr_mem[(int)reg_wa[0].read()] = reg_wd[0].read();
<continue to next page>
```

Confidential	-	-	Rev.	1.8	96/125Page	
-		High-Level design supporting tool ssgen user's manual				

# mem\_r1w1\_2clk.h (5/E)

```
void vcd_trace(ssgen_trace_file* tf, int depth = HIER_MAX) {
    if (tf != 0 && depth > 0) {
        std::string nm = std::string (name());
        sc_trace(tf, rclk, nm + ".rclk");
        sc_trace(tf, wclk, nm + ".wclk");
        sc_trace(tf, wal, nm + ".wal");
        sc_trace(tf, wdl, nm + ".wdl");
        sc_trace(tf, wel, nm + ".wel");
        sc_trace(tf, csl, nm + ".csl");
        sc_trace(tf, ral, nm + ".ral");
        sc_trace(tf, rdl, nm + ".rdl");
        sc_trace(tf, rel, nm + ".rel");
    }
};

#endif // MEM_R1W1_2CLK_H
```

Confidential	-	=	Rev.		97/125Page	
-		High-Level design supporting tool ssgen user's manual				

# 8.2.4 Simulation execution script

Here shows the simulation execution script generated with the specification of command line option "osci", "- vcs", and "- ies" when ssgen is executed. Makefile, Makefile.defs and run\_gcc.csh are generated by specifying "-osci". run\_vcs.csh, vcs\_lsfsh\_sc, vcs\_lsfsh\_rtl, test\_top\_vcs.map and vpd.ucli are generated by specifying "-vcs". And run\_ies.csh, ncverilog\_lsfsh\_sc, ncverilog\_lsfsh\_rtl, test\_top\_ies.map and probe.tcl are generated by specifying "- ies".

#### ·OSCI-Sim

**Execution method** 

%s> run\_gcc.csh

#### run\_gcc.csh

#### Makefile

```
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
TARGET\_ARCH = linux
                                                                             Please set the include path
      = g++
                                                                              when there is an include file
      = -m32 -Wall
                                                                              needed when compiling
## please add your include header path to USRDIR, if any
USRDIR = -I/common/appI/Renesas/SystemC/utility/ssgen
MACRO = -D\_DEBUG\_SIM -D\_OSCI -D\_MEM\_MODEL
#GCOV = -fprofile-arcs -ftest-coverage
CFLAGS = \$(OPT) \$(MACRO) \$(GCOV)
MODULE = run
SRCS := $(wildcard *.cpp)
include ./Makefile.defs
```

#### Makefile.defs

```
Although there is no necessity for
                                                                  modify this file basically, if you
                                                                  need to change the path of SystemC
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
                                                                  package or g++ version(default is
                                                                  v4.1.2), please modify.
SYSTEMC = /common/appl/Renesas/SystemC/SystemC-2.2
INCDIR = -I. -I$ (SYSTEMC) / include
LIBDIR = -L. -L$ (SYSTEMC) / I i b -$ (TARGET_ARCH)
                                                              Use SystemC 2.2 of REL-EWS by default
                                                              It is possible to change path of SystemC by
LIBS = -Im $(EXTRA_LIBS) -Isystemc
                                                              env_systemc command.
OBJDIR = obj
OBJS := $(SRCS:.cpp=.o)
OBJS := $(addprefix obj/, $(notdir $(OBJS)))
      = $(MODULE).exe
.SUFFIXES: .cpp .o .x .exe
default : $(OBJDIR) $(EXE)
$ (OBJDIR):
          @mkdir -p $@
$(EXE): $(0BJS)
          $(CC) $(CFLAGS) $(INCDIR) $(USRDIR) $(LIBDIR) -o $@ $(OBJS) $(LIBS) 2>&1 | c++filt
$ (OBJDIR) /%. o: %. cpp
          $(CC) $(CFLAGS) $(INCDIR) $(USRDIR) -c $< -o $@
clean∷
          rm -f (0BJS) *^{\sim} (EXE) core
ultraclean: clean
          rm -f Makefile.deps
Makefile.deps:
          $ (CC) $ (CFLAGS) $ (INCDIR) $ (USRDIR) -M $ (SRCS) >> Makefile.deps
-include Makefile.deps
```


Confidential	-	-	Rev.	1.8	99/125Page
-		High-Level design supporting tool ssgen user's manual			

#### · VCS-MX

#### **Execution method**

```
%s> In -s vcs_lsfsh_sc vcs_lsfsh // When SystemC model simulation %s> In -s vcs_lsfsh_rtl vcs_lsfsh // When synthesized RTL simulation %s> run_vcs.sh
```

#### run\_vcs.csh



#### Use g++ v4.2.2 by default It is possible to change g++ setting by ## ssgen v1.8 (Synthesizable SystemC code Generator) env\_vcs\_gcc command. ## Renesas Group Confidential set VG\_GNU\_PACKAGE = /common/appl/Synopsys/vg\_gnu\_package/2011.12/linux source \${VG\_GNU\_PACKAGE}/source\_me\_gcc4\_32.csh rm -rf AN. DB DVEfiles csrc simv. daidir simv. vdb simv . X\_dummy2. v Please set the include path when there is an include file ## please add your include header path to "-I", if any needed when compiling ## please add sub module file, if any syscan -sysc=2.2 -cpp g++ -cc gcc ¥ -cflags "-I/common/appl/Renesas/SystemC/utility/ssgen -D\_MEM\_MODEL -D\_DEBUG\_SIM" ¥ # -cflags "-fprofile-arcs -ftest-coverage" ¥ vcs -sysc=2.2 -timescale=1ns/1ps -cpp g++ -cc gcc ¥ -Idflags "" ¥ Necessary for gcov code coverage # -ldflags "-fprofile-arcs -ftest-coverage" \(\begin{align\*} \infty \rightarrow \\ \rightarrow \ # -debug\_pp Necessary for VPD file dump simv ¥ When you get VPD file dump, "-ucli -ucli2Proc -do # -ucli -ucli2Proc -do vpd.ucli -systemcrun arg < vpd.ucli" should be specified. However, the only port/signal whose name is initialized in #gcov -o csrc/sysc XXX.cpp > XXX\_gcov.log constructor is correctly displayed by DVE When you want to give command argument (ex. -vcd 1), Use for getting report of gcov code coverage please specify it after "-systemcrun"

Confidential	-	-	Rev.	1.8	100/125Pag e
-		High-Level design supporting tool ssgen user's manual			

# vcs\_lsfsh\_rtl (for synthesized RTL simulation)

```
#!/bin/csh -f
                                                                           Use g++ v4.2.2 by default
                                                                           It is possible to change g++ setting by
## ssgen v1.8 (Synthesizable SystemC code Generator)
                                                                           env_vcs_gcc command.
## Renesas Group Confidential
set VG_GNU_PACKAGE = /common/appl/Synopsys/vg_gnu_package/2011.12/linux
source ${VG_GNU_PACKAGE}/source_me_gcc4_32.csh
rm -rf AN. DB DVEfiles csrc simv.daidir simv.vdb simv .X dummy2.v
if ( -e test_top.h ) mv test_top.h test_top.h.t
if ( -e test_top.cpp ) mv test_top.cpp test_top.cpp.t
                                                                              Specify map file of CoSim
vlogan -sysc=2.2 +v2k test_top.v -sc_model test_top -sc_portmap test_top_vcs.map
## please add sub module file, if any
                                                                  Modules under
                                                                                   one
                                                                                         from top hierarchy
vlogan +v2k test1.v test2.v
## please add your include header path to "-I", if any
                                                                  (test1. v, test2. v) are included as compile
syscan -sysc=2.2 -cpp g++ -cc gcc ¥
                                                                  target at first. If there also exist modules
  -cflags "-I/common/appl/Renesas/SystemC/utility/ssgen -D_MEM_
                                                                  lower than them, please add the files manually.
  *. cpp
vcs -sysc=2.2 -timescale=1ns/1ps -cpp g++ -cc gcc ¥
 +warn=noSC-TCMM-V5 ¥
 -Idflags "" ¥
# -debug_pp <
                   Necessary for VPD file dump
                                                              When you get VPD file dump, "-ucli -ucli2Proc
simv ¥
                                                               -do vpd.ucli" should be specified.
# -ucli -ucli2Proc -do vpd.ucli -systemcrun arg
                                                              When you want to give command argument,
if ( -e test_top.h.t ) mv test_top.h.t test_top.h
                                                               please specify it after "-systemcrun"
if ( -e test_top.cpp.t ) mv test_top.cpp.t test_top.cpp
```

# test\_top\_vcs.map (Map file for CoSim)

```
## ssgen v1.8 (Synthesizable SystemC code Generator)
                                                              This file is necessary for doing CoSim
## Renesas Group Confidential
                                                              with synthesized RTL
                                                              File name is modulename_vcs.map
clk1 1 bit sc_clock
clk2 1 bit sc_clock
rst n 1 bit bool
inport 8 bitvector sc_uint
tap_out 8 bitvector sc_uint
outport 8 bitvector sc uint
ram1_ra1 7 bitvector sc_uint
ram1_rd1 8 bitvector sc_uint
ram1_re1 1 bit bool
ram1_wa1 7 bitvector sc_uint
ram1_wd1 8 bitvector sc_uint
ram1_we1 1 bit bool
ram1_cs1 1 bit bool
```

#### vpd.ucli


Confidential	-	-	Rev.	1.8	101/125Pag e
-		High-Level design supporting tool ssgen user's manual			

#### ·IES

#### **Execution method**

```
%s> In -s ncverilog_lsfsh_sc ncverilog_lsfsh // When SystemC model simulation %s> In -s ncverilog_lsfsh_rtl ncverilog_lsfsh // When synthesized RTL simulation %s> run_ies.csh
```

#### run ies.csh



# ncverilog\_lsfsh\_sc (for SystemC simulation)

```
#!/bin/csh -f
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
                                                               Please set the include path when there is an include
rm -rf INCA_libs irun.log ncsc.log wave.shm
                                                                file needed when compiling
## please add your include header path to "-I", if any
## please add sub module file, if any
irun ¥
 *. cpp ¥
 -sysc ¥
 -sctop sc_main ¥
 -I/common/appl/Renesas/SystemC/utility/ssgen ¥
 -I. ¥
 -D_DEBUG_SIM ¥
  -D_MEM_MODEL ¥
                                                 Necessary for goov code coverage
# -Wcxx,-fprofile-arcs,-ftest-coverage ¥
# -Wld,-fprofile-arcs,-ftest-coverage ¥
                                                 Use for giving command argument (ex. -vcd 1)
# +systemc_args+"" ¥
# -access r -input probe.tcl
                                     Use for making wave dump(SHM database)
                                     However, the only port/signal whose name is
                                     initialized in constructor is correctly
                                     displayed by simvision
#gcov -o INCA_libs/irun.nc/ncsc_run/ncsc_obj XXX.cpp > XXX_gcov.log
                   Use for getting report of gcov code coverage
```

Confidential	-	- High-Level design sur		1.8	e e e e e e e e e e e e e e e e e e e e
Confidential	_	_	Rev.	1 2	102/125Pag

#### ncverilog\_lsfsh\_rtl (for synthesized RTL simulation)

```
#!/bin/csh -f
##=
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
rm -rf INCA libs irun. log ncsc. log wave. shm
if ( -e test_top.h ) mv test_top.h test_top.h.t
if ( -e test_top.cpp ) mv test_top.cpp test_top.
                                                 Modules under
                                                                                    hierarchy
                                                                        from top
                                                                  one
## please add sub module file, if any
                                                 (test1. v, test2. v) are included as compile
ncverilog -c test_top.v test1.v test2.v
                                                 target at first. If there also exist modules
                                                 lower than them. please add the files manually.
ncshell -NOCOMPILE ¥
  -import verilog -into systemc test_top -file test_top_ies.map
## please add your include header path to "-I", if any
irun ¥
  *. cpp ¥
  -sysc ¥
  -sctop sc_main ¥
  -timescale 1ps/1ps \pm
  -I/common/appl/Renesas/SystemC/utility/ssgen ¥
  -D_MODE_RTL ¥
                             Use for giving command argument(ex. -vcd 1)
  -D_MEM_MODEL ¥
# +systemc_args+"" ¥
# -access r -input probe.tcl
                                                Use for making wave dump(SHM database)
if ( -e test_top. h. t ) mv test_top. h. t test_top. h
if ( -e test_top.cpp.t ) mv test_top.cpp.t test_top.cpp
```

#### test\_top\_ies.map (Map file for CoSim)

```
## ssgen v1.8 (Synthesizable SystemC code Generator)
                                                                    This file is necessary for doing CoSim
## Renesas Group Confidential
                                                                    with synthesized RTL
                                                                    File name is modulename_ies.map
-sctype "clk1:bool"
-sctype "clk2:bool"
-sctype "rst_n:bool"
-sctype "inport:sc_uint<8>"
-sctype "tap_out:sc_uint<8>"
-sctype "outport:sc_uint<8>"
-sctype "ram1_ra1:sc_uint<7>"
-sctype "ram1_rd1:sc_uint<8>"
-sctype "ram1_re1:bool"
-sctype "ram1_wa1:sc_uint<7>"
-sctype "ram1_wd1:sc_uint<8>"
-sctype "ram1_we1:bool"
-sctype "ram1_cs1:bool"
```

#### probe.tcl

Confidential	-	-	Rev.	1.8	103/125Pag e
-		High-Level design supporting tool ssgen user's manual			

# 8.2.5 CtoS script

Here shows CtoS script (run\_ctos.csh, ctos\_lsfsh, ctos\_test\_top.tcl) generated from hierarchy definition file test\_top.in with the specification of command line option "-ctos" when ssgen is executed. run\_ctos.csh and ctos\_lsfsh are the same file with that of 8.1.5.

#### **Method of executing CtoS**

%s> run\_ctos.csh

Execute all tcl when no command line argument

Execute only selected tcl which is specified in command line argument

#### run\_ctos.csh

#### ctos\_test\_top.tcl

```
##=
## ssgen v1.8 (Synthesizable SystemC code Generator)
## Renesas Group Confidential
# parameters
set PERIOD 5000
# set variables
set NAME test_top
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays
                                                              Set _CTOS_TOP macro
                                                              (Disable process registration of
                                                              test1 and test2)
# preparation
new_design $NAME
set_attr source_files "test_top.cpp" [get_design]
\tt set\_attr\ compile\_flags\ "-w\ -D\_MEM\_MODEL\ -I/common/appl/Renesas/SystemC/utility/ssgen\ -D\_CTOS\_TOP"\ [get\_design]
set_attr top_module_path $NAME [get_design]
set_attr verilog_rtl_model_suffix "" [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
build
<omitted>
# write files
                                                                     Generate RTL description
write_rtl -non_recursive -file ${NAME}.v $MODULE -
```

Confidential	-	-	Rev.	1.8	104/125Pag e
-		High-Level design supporting tool ssgen user's manual			

#### 8.2.6 module definition file

Here shows module definition file (mod\_test\_top.in) equivalent to test\_top module generated from hierarchy definition file test\_top.in. Please specify this file with sub command in the hierarchy definition file equivalent to upper hierarchy module which has test\_top module as internal module.

#### mod\_test\_top.in

The above module definition file has not both cthread command and method command and is assumed to be used only for hierarchy generation mode (with sub command). So, ssgen detected the following error if you input this file to ssgen.

[E110:mod\_test\_top.in] no SC\_CTHREAD/SC\_METHOD is defined. aborted parsing here.

Confidential	-	-	Rev.	1.8	105/125Pag e
-		High-Level design supporting tool ssgen user's manual			

# 9. Macro function for memory access

This chapter picks up some macro functions for memory access and shows the internal implementation. If you would like to confirm all implementation completely, please refer ssgen library file "ssgenlib.h".

#### Memory pointer

MEM\_PTR[\_A]

```
//-- for testbench
#define MEM_PTR_A (NAME, DTYPE) \( \)
extern DTYPE *ptr_##NAME;

//-- for model
#ifndef _MEM_MODEL
#define MEM_PTR (NAME, DTYPE) \( \)
extern DTYPE *ptr_##NAME;
#else
#define MEM_PTR (NAME, DTYPE)
#endif
```

#### Define port and array

MEM\_DEF\_{1|2R|2W|1R|1W}[\_E][\_P]

#### The case of MEM\_DEF\_1\_E

```
#ifdef _MEM_MODEL
#define MEM_DEF_1_E(NAME, DTYPE, AWID, LAT, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    sc_out < sc_uint<AWID> > OPRE ## NAME ## _ ## AD1; ¥
    sc_out < DTYPE > OPRE ## NAME ## _ ## WD1; ¥
                                                                 Declare memory ports when
    sc_out < bool > OPRE ## NAME ## _ ## WE1; ¥
                                                                 _MEM_MODEL macro is specified
    sc_in < DTYPE > IPRE ##NAME ## _ ## RD1; ¥
    sc_out < bool > OPRE ## NAME ## _ ## CS1;
#else
#define MEM_DEF_1_E(NAME, DTYPE, AWID, LAT, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    sc_signal < sc_uint<AWID> > addr_ ## NAME[LAT+1]; ¥
    sc_signal < DTYPE > data_ ## NAME[LAT+1]; ¥
                                                               Declare registers for pipeline
                                                               access of memory array when
    sc\_signal < bool > rw\_ ## NAME[LAT+1]; // 0:R, 1:W
                                                               MEM_MODEL
                                                                         macro is not
#endif
                                                               specified
```

Confidential	-	-	Rev.	1.8	106/125Pag e	
-		High-Level design supporting tool ssgen user's manual				

#### Initialize port name

MEM\_ININM\_{1|2R|2W|1R|1W}[\_E][\_P]

The case of MEM\_ININM\_1\_E

```
#define CTOR_NM(nm)
                     nm(#nm)
#ifdef _MEM_MODEL
#define MEM_ININM_1_E(NAME, IPRE, OPRE, AD1, WD1, WE1, RD1, CS1) ¥
    , CTOR_NM(OPRE ## NAME ## _ ## AD1) ¥
                                                      Initialize
                                                                 port
                                                                       name
    , CTOR_NM(OPRE ## NAME ## _ ## WD1) ¥
                                                      constructor initializer when
    , CTOR_NM (OPRE ## NAME ## _ ## WE1) ¥
                                                      _MEM_MODEL macro is specified
    , CTOR_NM(IPRE ## NAME ## _ ## RD1) ¥
    , CTOR_NM (OPRE ## NAME ## _ ## CS1)
#else
#define MEM_ININM_1_E(NAME, PRE, WESUF, CSSUF)
#endif
```

#### Initialize value

MEM\_INIVAL\_{1|2R|2W|1R|1W}[\_E][\_NOWD|\_NOAD|\_NOAW][\_P]

The case of MEM INIVAL 1 E

```
#ifdef MEM MODEL
#define MEM_INIVAL_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(0); ¥
                                                          Initialize port value when
    OPRE ## NAME ## _ ## WD1 .write(0); ¥
                                                          MEM_MODEL macro is specified
    OPRE ## NAME ## \_ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
\#define MEM_INIVAL_1_E (NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr ## NAME[0].write(0); \forall
                                                         Initialize pipeline register
    data_ ## NAME[0].write(0); ¥
                                                         value when _MEM_MODEL macro is
    rw ## NAME[0].write(0);
                                                         specified
#endif
```

#### The case of MEM\_INIVAL\_1\_E\_NOWD

```
#ifdef _MEM_MODEL

#define MEM_INIVAL_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) \( \)

OPRE ## NAME ## _ ## AD1 . write(0); \( \)

OPRE ## NAME ## _ ## WE1 . write(WEV); \( \)

OPRE ## NAME ## _ ## CS1 . write(CSV);

#else

#define MEM_INIVAL_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) \( \)

addr_ ## NAME[0]. write(0); \( \)

data_ ## NAME[0]. write(0); \( \)

rw_ ## NAME[0]. write(0);

#endif
```

_		High-Level design su	nnortina	tool segan us	ear's manual
Confidential	-	-	Rev.	1.8	107/125Pag

#### · Negate enable signal

MEM\_NEG\_{1|2R|2W|1R|1W}[\_E][\_P]

The case of MEM\_NEG\_1\_E

```
#ifdef _MEM_MODEL
#define MEM_NEG_1_E(NAME, OPRE, WEV, CSV, WE1, CS1) \u2204
OPRE ## NAME ## _ ## WE1 .write(WEV); \u2204
OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_NEG_1_E(NAME, OPRE, WEV, CSV, WE1, CS1) \u2204
rw_ ## NAME[0].write(0);
#endif
```

#### Register and Define function for pipeline access to array

```
MEM_PIPE[_2R]_CTOR
MEM_PIPE[_2R]
```

The case of MEM PIPE CTOR • MEM PIPE

```
#ifndef _MEM_MODEL
                                                       Register to SC_METHOD and define
#define MEM_PIPE_CTOR(NAME, CLK) ¥
                                                       function when _MEM_MODEL macro is
    SC_METHOD(method_ ## NAME ## _pipe); ¥
                                                       not defined
    sensitive << (CLK).pos();
#define MEM_PIPE(NAME, LAT) ¥
                                                                    Write data to memory array
  void method_ ## NAME ## _pipe() { ¥
                                                                    based on latency
    if (rw_ ## NAME[LAT].read() == 1) { ¥
      ptr_ ## NAME[(int)addr_ ## NAME[LAT].read()] = data_ ## NAME[LAT].read(); ¥
    } ¥
    for (int i = 0; i < LAT; i++) { \forall
      addr_ ## NAME[i+1].write(addr_ ## NAME[i].read()); ¥
      data_ ## NAME[i+1]. write(data_ ## NAME[i].read()); ¥
                                                                     Shift registers
      rw_ ## NAME[i+1].write(rw_ ## NAME[i].read()); ¥
    } ¥
 }
#else
#define MEM_PIPE_CTOR(NAME, CLK)
#define MEM_PIPE(NAME, LAT)
#endif
```

Confidential	-	-	Rev.	1.8	108/125Pag e	
-		High-Level design supporting tool ssgen user's manual				

#### Read access (Request and Data)

MEM\_REQ\_{1|2|1R}[\_E][\_NOAD][\_P] MEM\_RD\_{1|2|1R}[\_P]

The case of MEM\_REQ\_1\_E • MEM\_RD\_1

```
#ifdef _MEM_MODEL
#define MEM_REQ_1_E(NAME, OPRE, CSV, AD1, CS1) \( \)
                                                       Port access when _MEM_MODEL
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
                                                       macro is specified
    OPRE ## NAME ## \_ ## CS1 .write(CSV);
#define MEM_RD_1 (NAME, LAT, IPRE, RD1) ¥
    data = IPRE ## NAME ## _ ## RD1 .read();
#else
#define MEM_REQ_1_E(NAME, OPRE, CSV, AD1, CS1)_\(\frac{1}{2}\)
                                                    Array access when _MEM_MODEL
    addr_ ## NAME[0].write(addr); ¥
                                                    macro is not specified
    rw_ ## NAME[0].write(0);
#define MEM_RD_1 (NAME, LAT, IPRE, RD1) \u224-
    data = ptr_ ## NAME[(int)addr_ ## NAME[LAT].read()];
#endif
```

Confidential	-	-	Rev.	1.8	109/125Pag e
-		High-Level design supporting tool ssgen user's manual			

#### Write access

MEM\_WR\_{1|2}[\_E][\_NOWD|\_NOAD|\_NOAW][\_P]

The case of MEM\_WR\_1\_E

```
#ifdef _MEM_MODEL
#define MEM_WR_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
                                                    Port access when _MEM_MODEL
    OPRE ## NAME ## _ ## WD1 .write(data); ¥
                                                    macro is specified
    OPRE ## NAME ## \_ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);
#else
#define MEM_WR_1_E(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(addr); ¥
                                                   Array access when MEM MODEL
    data_ ## NAME[0].write(data); ¥
                                                   macro is not specified
    rw_ ## NAME[0].write(1);
#endif
```

The case of MEM WR 1 E NOWD

```
#ifdef _MEM_MODEL
#define MEM_WR_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    OPRE ## NAME ## _ ## AD1 .write(addr); ¥
    OPRE ## NAME ## _ ## WE1 .write(WEV); ¥
    OPRE ## NAME ## _ ## CS1 .write(CSV);

#else
#define MEM_WR_1_E_NOWD(NAME, OPRE, WEV, CSV, AD1, WD1, WE1, CS1) ¥
    addr_ ## NAME[0].write(addr); ¥
    data_ ## NAME[0].write(data); ¥
    rw_ ## NAME[0].write(1);
#endif
```

Confidential	-	-	Rev.	1.8	110/125Pag e
-		High-Level design supporting tool ssgen user's manual			

# 10. Output Message

This chapter shows output message list of ssgen. The head character of the message number in "No." column indicates the message level. The declared meaning is as follows.

- E: Error (Abort execution)
- W: Warning (Continue execution)
- I: Information (Continue execution)

In "Output condition" column, the bold string means command name of ssgen.

No.	Message	Category	Output condition
E001	"command" should be set before "module"	Illegal com order	changelog, style_module, `include, `define, #include, #define, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc, space_indent, mem_suffix, style_alloc, vcd_trace is specified after module in module definition file
E002	"command" should be set after "module"	Illegal com order	• Condition1 When clock is not specified in `include file, clock is specified before module in module definition file • Condition2 When clock is specified in `include file, areset, sreset, soft_reset, {u s}inN, {u s}outN, {u s}regN, {u s}varN, [u]char/[u]short/[u]int, {u s}evN, {u s}mem, method, func, free area, `ifdef/ else/ endif, #ifdef/#endif, cthread is specified before module in module definition file
E006	"command" should be set before "top"	Illegal com order	changelog, style_module, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc, space_indent, mem_suffix, style_alloc, vcd_trace, 'include is specified after top in hierarchy definition file
E007	sub should be set after "top"	Illegal com order	<b>sub</b> is specified before <b>top</b> in hierarchy definition file
E008	"command" should be set after "sub"	Illegal com order	<b>bind, tap, `ifdef</b> is specified before 1 <sup>st</sup> <b>sub</b> in hierarchy definition file
E010	not support nesting with "#ifdef"	Illegal com order	`ifdef/#ifdef is described inside #ifdef
E011	"command" should be set after "`ifdef"	Illegal com order	`else/`endif is specified before `ifdef
E012	"`endif" should be set	Illegal com order	`endif is not specified
E013	"command" should not be set in "TESTBENCH"	Illegal com order	A command except {u s}regN, {u s}varN, [u]char/[u]short/[u]int, func, free area is specified inside TESTBENCH macro

Confidential	-	-	Rev.	1.8	111/125Pag e
-		High-Level design supporting tool ssgen user's manual			

No.	Message	Category	Output condition
E014	"#endif" should be set after "#ifdef"	Illegal com	#endif is specified before #ifdef
		order	
E015	"#endif" should be set	Illegal com	#endif is not specified
		order	
E016	"command" should not be set in "#ifdef	Illegal com	A command except {u s}regN, {u s}varN,
	macro"	order	[u]char/[u]short/[u]int, func, free area is
			specified inside _DEBUG* macro
E017	"!" should not be set with another word	Illegal com	"!" and "!" are specified in same line
<b>5</b> 040		order	
E018	"!" should be set after "!"	Illegal com	"!" is specified before "!"
E019	"!" should be set	order	" I" is not appoified
E019	! Should be set	Illegal com order	"!" is not specified
E020	"command" should be set in	Illegal com	(ula)ragN (ula)varN
E020	"TESTBENCH"	order	{u s}regN, {u s}varN, [u]char/[u]short/[u]int, func, free area is
	TESTBENOTI	order	specified outside TESTBENCH macro in
			hierarchy definition file
E021	"command" should not be set in	Illegal com	A command except areset, sreset,
	"macroname" macro	order	soft_reset, {u s}inN, {u s}outN,
			{u s}regN, {u s}varN, [u]char, [u]short,
			[u]int, {u s}evN, {u s}mem, method,
			func, free area is specified inside `ifdef
			macro (except `ifdef TESTBENCH)
E022	sub should be set before "bind/tap/`ifdef"	Illegal com	2nd sub is specified after bind/tap/ ifdef
		order	in hierarchy definition file
E023	"command" should not be set in	Illegal com	A command except {u s}inN, {u s}outN is
	"_SLEC_BBOX"	order	specified inside _SLEC_BBOX macro
E024	"`else" is set multiple times	Illegal com	`else is specified multiple times in one
		order	`ifdef branch
E025	not support "`ifndef TESTBENCH" macro	Illegal com	TESTBENCH is specified to `ifndef
F000	, UTFOTDENOUS SUSSE	order	TEOTRENOLL: "" Lt N
E026	not support "TESTBENCH" macro in "`if"	Illegal com	TESTBENCH is specified to `if
F101	command	order	atula madula madula tan
E101	"command" multiple settings [file: line]	Illegal com	style_module, module, top, env_systemc, env_vcs, env_ies,
		Hairi	env_ctos, env_vcs_gcc, space_indent,
			mem_suffix, style_alloc, vcd_trace is
			specified multi times
E102	not support more than 1 level nesting	Illegal com	`include is specified in `include file or
		num	-include file
E103	"command" should not be set in include	Illegal com	module, top is specified in `include file
	file	num	
E104	no clock is defined	Illegal com	clock is not specified
		num	
E105	not support multiple clock	Illegal com	clock is specified multi times
		num	
E106	areset should be defined only once	Illegal com	areset is specified multi times
		num	
E107	only soft_reset is defined as reset	Illegal com	only <b>soft_reset</b> is specified as reset
F446	00 07110545/00 145711051	num	
E110	no SC_CTHREAD/SC_METHOD is	Illegal com	cthread and method are not specified
	defined	num	

Confidential	-	-	Rev.	1.8	112/125Pag e
-		High-Level design supporting tool ssgen user's manual			

No.	Message	Category	Output condition
E111	define 1 "sub" commands or more	Illegal com	sub is not specified
		num	
E112	"else" should not be set to "`ifdef	Illegal com	`else is specified for `ifdef TESTBENCH
	TESTBENCH"	num	·
E113	no module is defined	Illegal com	module is not specified
		num	
E114	sub "subname" in #ifdef must not have	Illegal com	Module which is specified in <b>sub</b>
	output port	num	command in #ifdef area has output ports
E115	clock/reset/ev/mem should not be set to	Illegal com	clock, areset, sreset, soft_reset,
	module with only SC_METHOD	num	{u s}ev, {u s}mem are specified in
			module definition file which has no
			cthread
E116	valid SC_CTHREAD must be defined first	Illegal com	cthread with -dummy option is defined in
		num	1st
E201	Invalid command "command"	Illegal com	Invalid command name is used
		format	
E202	"command" has invalid format	Illegal com	The number of arguments of the command
		format	is illegal
E203	width should be more than 0	Illegal com	bit width of {u s}inN, {u s}outN,
		format	{u s}regN, {u s}varN, {u s}evN is 0
E205	const should not be set to "command"	Illegal com	const is specified with a command except
		format	{u s}varN, [u]char/[u]short/[u]int
E206	option (option) is invalid	Illegal com	invalid option is specified to {u s}outN,
		format	{u s}regN, {u s}varN, [u]char/[u]short/
			[u]int, {u s}evN, {u s}mem, cthread
E207	option (option) is set again	Illegal com	same option is specified to {u s}outN,
		format	{u s}regN, {u s}varN, [u]char/[u]short/
			[u]int, {u s}evN, {u s}mem, cthread multi
E208	should not set prefix option and	Illegal com	times prefix option and iprefix/oprefix option are
E200	iprefix/oprefix at the same time	format	specified to {u s}mem at the same time
E209	"macro" is not defined by `define	Illegal com	undefined macro is specified to command
L209	command	format	parameters of {u s}inN, {u s}outN,
	Command	Torritat	{u s}regN, {u s}varN, [u]char/[u]short/
			[u]int, {u s}evN, {u s}mem and func
E210	It is impossible to calculate constant value	Illegal com	constant value cannot be calculated from
	in macroname " <i>macro</i> "	format	the contents of `define command.
E211	Floating point should not be used in	Illegal com	Decimal is specified to `define
	macro definition	format	
E301	set sc or c++ to style_module	Illegal com	string except sc/SC/c++/C++ is specified
	set static or dynamic to style_alloc	argument	to <b>style_module</b> , or string except
	, , _		static/dynamic is specified to style_alloc
E303	edge type should be "pos" or "neg"	Illegal com	string except <b>pos/neg</b> is specified to edge
		argument	of areset/sreset/soft_reset
E304	array element should be more than 0	Illegal com	array num of {u s}in, {u s}outN,
		argument	{u s}regN, {u s}varN,
			[u]char/[u]short/[u]int is 0 or less
E305	not support 4D array or more array	Illegal com	array dimension of {u s}in, {u s}outN,
		argument	{u s}regN, {u s}varN,
i			[u]char/[u]short/[u]int, {u s}evN is 4 or
			[a]onantajonorutajint, tajojevivio + or

Confidential	-	-	Rev.	1.8	113/125Pag e
-		High-Level design supporting tool ssgen user's manual			

No.	Message	Category	Output condition
E306	init value has invalid format	Illegal com	Initial value of {u s}outN, {u s}regN,
		argument	{u s}varN, [u]char/[u]short/[u]int,
			{u s}evN is invalid
			(check only whether a string of initial value
			has "=")
E307	no initialize ("n") should not be set when	Illegal com	a command with const is specified with 'n'
	you set "const"	argument	for initial value
E308	please use only "_DEBUG*" or	Illegal com	string except _DEBUG* and
	"_SLEC_BBOX" for macro	argument	_SLEC_BBOX is specified to #ifdef
E309	memory width should be more than 1	Illegal com	bit width of {u s}mem is 1 or less
		argument	
E310	memory size should be more than 1	Illegal com	size of {u s}mem is 1 or less
		argument	
E311	memory type should be	Illegal com	type of {u s}mem is not
	rw1 r1w1:r r1w1:w rw1:r rw1:w	argument	rw1/r1w1:r/r1w1:w/rw1:r/rw1:w
E312	{cs re we nowd noad} should be set to	Illegal com	"re" is specified to {u s}mem when type is
	memory type	argument	"rw1", "cs/we/nowd" is specified when type
	{rw1 r1w1:r r1w1:w rw1:r rw1:w}		is r1w1:r, "re" is specified when type is
			"r1w1:w", "cs/we/nowd"/noad is specified
			when type is "rw1:r", "re/cs/nowd/noad" is
5040			specified when type is "rw1:w"
E313	memory latency should be between 1 and	Illegal com	latency of {u s}mem is not between 1 and
F04.4	4	argument	4
E314	memory prefix is invalid	Illegal com	prefix of {u s}mem is empty string or string
		argument	with '_' as head character, sc_(SC_), MEM_, ssgen_
E315	set high or low to active of memory enable	Illegal com	active level of cs/re/we of {u s}mem is not
LSIS	Set high or low to active of memory enable	argument	"high" nor "low"
E316	"sensitivity" should be defined as	Illegal com	not defined name as port/signal is
20.0	port/signal above this line	argument	specified to sensitivity of <b>method</b>
E317	"sensitivity" is set to sensitivity list again	Illegal com	same port/signal is specified to sensitivity
	constantly to constantly the again	argument	of <b>method</b> multi times
E318	not support edge trigger SC_METHOD	Illegal com	edge trigger is specified to sensitivity of
	3 55 =	argument	method
E322	tap target "internalsignal" does not exist	Illegal com	a signal that is not used in internal module
	[in instance "instancename"]	argument	is specified to <b>tap</b>
			("instancename" is added to message
			when it is specified)
E323	"internalsignal" is set to tap again	Illegal com	same internal signal is specified to tap
		argument	multi times
E325	set signal name without array element	Illegal com	name with array form is specified to
	description	argument	tap/bind
E326	"clockname" does not exist	Illegal com	a clock that does not exist in module is
		argument	specified to cthread
E327	"resetname" does not exist	Illegal com	a reset that does not exist in module is
		argument	specified to cthread
E328	"resetname" is set to reset list again	Illegal com	same reset is specified to <b>cthread</b> multi
		argument	times
E329	"threadname" does not exist	Illegal com	a thread that does not exist in module is
		argument	specified to th option of {u s}outN,
			{u s}regN, {u s}varN, [u]char/[u]short/
			[u]int, {u s}evN, {u s}mem

Confidential	-	-	Rev.	1.8	114/125Pag e
-		High-Level design supporting tool ssgen user's manual			

No.	Message	Category	Output condition
E330	th option should not be set to "command"	Illegal com	In TESTBENCH macro, th option is
	in TESTBENCH macro	argument	specified to {u s}regN, {u s}varN,
			[u]char/[u]short/ [u]int
E331	bind target "startsignal/endsignal" does	Illegal com	a signal that does not exist in internal
	not exist in instance	argument	module is specified as start point or end
	"startinstence/endinstance"		point to <b>bind</b>
E332	start point "startsignal" is not output port	Illegal com	a signal that is input port in internal module
	of instance "startinstance"	argument	is specified as start point to <b>bind</b>
E333	end point "endsignal" is not input port of	Illegal com	a signal that is output port in internal
	instance "endinstance"	argument	module is specified as end point to <b>bind</b>
E336	There is an inappropriate setting in suffix	Illegal com	suffix configuration file specified to
	setting "SuffixSettingFile"	argument	{u s}mem or mem_suffix has
			inappropriate setting.
			<ul> <li>a port identifier that does not exist is</li> </ul>
			specified (ex. clk)
			•a port identifier is specified multi times
			•same suffix is specified to two or more
			port identifier
			•specified suffix has a character other
			than alphanumeric character and
			underscore.
E337	space of indent should be between 1 and	Illegal com	0 or more than 10 is specified to
	10	argument	space_indent
E338	"threadname" has only soft reset as reset.	Illegal com	asynchronous reset or synchronous reset
		argument	is not specified to <b>cthread</b> with soft reset.
E339	option "option" should not be set in "#ifdef	Mismatch	unsupported option is specified in <b>#ifdef</b> or
<b>5044</b>	macro " or "`ifdef TESTBENCH"	among com	`ifdef TESTBENCH
E341	signal of fixed port "signalname" should	Mismatch	fixed port generated by <b>bind</b> is specified to
F0.40	not be set to tap command	among com	tap
E342	not support specifying tap for memory	Mismatch	rw1:1/rw1:w memory is specified to tap
F0.40	type of rw1:r rw1:w	among com	
E343	option "-debug_trace" should not set to	Mismatch	-debug_trace is specified to a variable
<b>5</b> 0.44	variable whose width is more than 999	among com	whose width is 1000 or more than
E344	don't specify 3rd argument of bind	Mismatch	3rd argument (signal name) of <b>bind</b>
	command for debug module	among com	command is specified in #ifdef area
F245	"instancename" without port fixed	Miomotala	and argument of tax serviced is not
E345	set output memory name when specifying	Mismatch	2nd argument of <b>tap</b> command is not
F040	memory in "tap"	among com	specified when memory is specified to tap
E346	not specify memory in end point of "bind"	Mismatch	memory is specified to end point of <b>bind</b>
F247	"aammandnama" ahaiild sat ha assa-ifi-d	among com	A command expent fulls light fulls and the
E347	"commandname" should not be specified	Mismatch	A command except {u s}inN, {u s}outN is
F240	to "insert_port"	among com	specified to insert_port
E348	specify "ns" or "ps" to -time_unit option	Mismatch	A character except ns and ps is specified
F404		among com	to –time_unit option of <b>clock</b>
E401	not support multiple access to one	Mismatch	multi access to same memory except the
	memory except for R/W access	among com	combination of (r1w1:r & r1w1:w) or (rw1:r
			& rw1:w) or (rw2:a & rw2:b) is defined

Confidential	-	-	Rev.	1.8	115/125Pag e
-		High-Level design supporting tool ssgen user's manual			

No.	Message	Category	Output condition
E402	{2port memory single port memory}	Mismatch	(r1w1:r & r1w1:w) or (rw1:r & rw1:w) to
	"name" has incompatible setting between	among com	same memory have mismatch setting as
	R/W		follows
			•sign
			•data width
			•size
			·latency
			• prefix
			•ponly existence
			•suffix configuration file
			•initial value
			•synchronize clock (only when rw1:r &
			rw1:w)
E403	reset signal "name" has incompatible	Mismatch	reset which connects to multiple modules
	setting in multiple modules	among com	has mismatch setting as follows
		among com	•synchronous / asynchronous
			•active level
E404	input port "name" has incompatible setting	Mismatch	input port which connects to multiple
	in multiple modules	among com	modules has mismatch as follows
			•sign
			•bit width
			-array element
E405	signal "name" has incompatible setting	Mismatch	connection signal among internal modules
00	between output and input in multiple	among com	has mismatch
	modules	aeg ee	•sign
	modulos		• bit width
			•array element
E406	signal "name" is driven from multiple	Mismatch	there are multi same name output ports
	modules	among com	among internal modules or a signal which
		aminung com	is a input port of internal signal is specified
			as end point of <b>bind</b> multi times
E407	bind target "startsignal" is connected to	Mismatch	two or more signals have the same start
L 107	multiple signals	among com	point
E408	signal of fixed port "signalname" should	Mismatch	two or more fixed ports generated by <b>bind</b>
00	not be same as the other signal	among com	have the same name
E411	macro "name" defines the different	Mismatch	define macro has the different contents in
	contents in multiple modules	among com	multiple modules
E412	soft reset "resetname" should not be set	Mismatch	soft reset is specified to th option of
	to multiple thread	among com	multiple cthread commands
E413	"resetname" is not set to any threads as	Mismatch	reset is not specified to th option of any
	reset signal	among com	cthread commands
E414	not support specifying "rw1:r" and "rw1:w"	Mismatch	(rw1:r & rw1:w) is set to one memory in
	to one memory in a module	among com	one module definition file.
E415	don't specify sub "subname" inside #ifdef	Mismatch	Module definition file which is specified in
	that is specified also outside	among com	sub command in #ifdef area is also
			specified in sub command outside #ifdef
			area
E416	port "portname" of "instancename" in	Mismatch	Port of debug module cannot be bound to
	#ifdef should be bound to the other port	among com	the any other ports which are generated in
	<u> </u>		sub commands outside #ifdef area
E417	2-FF asychronous binding should not be	Mismatch	Option for single bit asynchronous transfer
	bus signal "signalname"	among com	is specified to bus signal binding
	1		11

Confidential	-	-	Rev.	1.8	116/125Pag e
-		High-Level design su	pporting	tool ssgen us	ser's manual

No.	Message	Category	Output condition
E418	Clock is not found in instance	Mismatch	There is no <b>clock</b> in the module of start
	"instancename"	among com	point signal or the module of end point
			signal in <b>bind</b> command with
			asynchronous circuit module generation
			option
E419	Asynchronous binding should not be used	Mismatch	The clock of start module and the clock of
	for same clock domain	among com	end module is the same clock domain in
			bind command with asynchronous circuit
E501	"name" may be identical with recorded	Illogal nama	module generation option
E301	"name" may be identical with reserved word.	Illegal name	name of command argument is identical with reserved word(*1)
	word.		•target command of module generation
			mode is: `define, #define, module, clock,
			areset, sreset, soft_reset, {u s}inN,
			{u s}outN, {u s}regN, {u s}varN,
			[u]char/[u]short/[u]int, {u s}evN,
			{u s}mem, cthread, method, name of
			func
			<ul> <li>target command of hierarchy generation</li> </ul>
			mode is: <b>top</b> , instance name of <b>sub</b> , signal
			name of <b>bind</b> , output name of <b>tap</b> ,
			{u s}regN, {u s}varN,
			[u]char/[u]short/[u]int, name of func
E502	"name" violates the naming rule	Illegal name	name of command argument violates the
			naming rule (*2-1, *2-2)
			<ul> <li>target command of module generation mode is: #define, module, clock, areset,</li> </ul>
			sreset, soft_reset, {u s}inN, {u s}outN,
			{u s}regN, {u s}varN,
			[u]char/[u]short/[u]int, {u s}evN,
			{u s}mem, cthread, method, name of
			func
			-target command of hierarchy generation
			mode is: <b>top</b> , instance name of <b>sub</b> , signal
			name of <b>bind</b> , output port name of <b>tap</b> ,
			{u s}regN, {u s}varN,
			[u]char/[u]short/[u]int, name of func

Confidential	-	-	Rev.	1.8	117/125Pag e
-		High-Level design su	pportina	tool ssgen us	ser's manual

Same name is used for command argument multi times   Same name is used for command argument multi times   Same name is used for command argument multi times   Same name is used for command of module, clock, argument multi times   Same name is used for command of module, clock, argument multi times   Same name is used for command of module, clock, argument multi times   Same name among multi func   Same name is module, clock, argument multi times   Same name among multi func   Same name is module, closh, signal name of bind, output port name of tage, #define of internal modules, sugham of internal modules, argument of internal module	No.	Message	Category	Output condition
word apping argument multi times  - target command of module generation mode is: "define, #define, module, clock, areset, sreset, stoft_reset, (u s inN, (u s)outN, (u s)regN, (u s)varN,  u s)regN, (u s)varN,  u s)regN, (u s)varN,  u s)mem, cthread, method, name of func however, same name among multi func commands does not become an error.  - target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, module of internal modules, amame of input/output port, {u s)mem, thread name (thread cmain) of testbench module - with commands in 'itidef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s)mem of internal modules, thread name (thread cmain) of testbench module - with commands in 'itidef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s)mem of internal modules, thread name (thread main) of testbench module - with commands in multiple modules - word tapping - word to put the put to testbench peneration in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of tap, #define of internal modules, name of input/output port, {u s}mem of tap, #define of internal modules, name of tap, #define of int				
** ** ** ** ** ** ** ** ** ** ** ** **		, , , , ,		
mode is: 'define, #define, module, clock, areset, sreset, sreset, (u s)inN, (u s)rayN, (				•
areset, sreset, Joft_reset, (u s)inN, {u s)votN, {u s)votN, {u s)votN, {u s)votN, {u s)mm, cthread, method, name of func however, same name among multi func commands does not become an error.  -target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, module of internal modules, tupls/mem of internal modules, upls/mem of internal modules, upls/mem, thread name (thread_main) of testbench module -with commands in 'idef TESTBENCH, target command for testbench module -with commands in 'idef TESTBENCH, target command for testbench generation in hierarchy generation mode is: duplut name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module -with commands in 'idef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module -with command in testbench module clock and reset have same name among multi modules  E603 clock and reset have same name "name" overlapping until modules  W001 'define macro name 'macroname' is not used for 'ifdef used overlapping until modules  W002 SC_CTHREAD "threadname" has no reset process  W003 or recommend to specify 'header' with specifying -pipe option to cthread oommand.  **Note processed header option is specified to any one of cthread command header option is specified to fullys}mem command  **Note thread command header option is specified to soft_reset command  **V004 toggle coverage is not supported in module with only SC_METHOD  **W005 macro "macroname" is redefined  **In				-
Cujs)outN, (ujs)regN, (ujs)mem, cthread, method, name of func however, same name among multi func commands does not become an error.  -target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, fujs)mem of internal modules of internal modules, fujs)mem of internal modules, fujs)mem of internal modules of internal modules, fujs)mem of internal modules of internal modules, fujs)mem of internal modules of internal modules of internal modules, fujs)mem of internal modules, fujs)mem,				
(u s)varN, (u s)mem, cthread, method, name of func however, same name among multif func commands does not become an errortarget command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, module of internal modules, (u s)mem of internal modules, (u s)mem, (u s)mem, tread name (thread_main) of testbench module - with commands in 'ifdef TESTBENCH, target command for testbench generation mode is: "define, clock, sreset, areset, (u s)inN, (u s)outN, (u s)mem, thread name (thread_main) of testbench module - with commands in ifdef TESTBENCH, target command for testbench module - with commands in ifdef TESTBENCH, target command for testbench module - with commands in ifdef TESTBENCH, target command for testbench module - with commands in ifdef TESTBENCH, target command for testbench module - with commands in ifdef TESTBENCH, target command for testbench module - with command for testbench module - with command in modules, thread name (thread_main) of testbench module - with command in modules, thread name (thread_main) of testbench module - with command - the period of target command - the period of target command - the period of the period of the period of thread command - the period of the period of thread - thread - thread - thread - t				
Culsyew, {u symem, cthread, method, name of func however, same name among multi func commands does not become an error.  'target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, {u symem of internal modules, module of internal modules, {u symem of internal modules, {u symem, cthread, main} of testbench generation mode is: #define, clock, sreset, areset, {u symem, cthread, main} of testbench module -with commands in 'itdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of inputoutput port, {u symem of internal modules, name and name in name in name in name in name in name in name				
name of func   however, same name among multi func   commands does not become an error.   target command of hierarchy generation   mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, fuls) mem of internal modules   target command for testbench generation is (in 'ifdef TESTBENCH macro):   fuls) regN, fuls) varN,   fuls) var				
however, same name among multi func commands does not become an error.  'target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of sub, signal name of bind, output port name of tap, #define of internal modules, wodule of internal modules, wodule of internal modules, fully hard.  Lighter, fullshard, lujshard, lujshard				
commands does not become an error target command of hierarchy generation mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, (u s)mem of internal modules (u s)mem (u s)mem of internal modules (u s)mem, (u s)mem, thread in module generation mode is: #define, clock, sreset, areset, {u s}inN, {u s}outN, {u s}mem, thread name (thread_main) of testbench module - with commands in ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, thread on internal modules, thread name internal modules, thread name internal modules, thread				
mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, module of internal modules, (u s)mem of internal modules and modules "target command for testbench generation is (in 'ildef TESTBENCH macro): {u s}regN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}mem, thread name (thread_main) of testbench module exith commands in 'ifdef TESTBENCH, target command for module generation mode is: *#define, clock, sreset, areset, {u s}inN, {u s}outN, {u s}mem, thread name (thread_main) of testbench module with commands in 'ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, thread name of int				_
mode is: top, instance name of sub, signal name of bind, output port name of tap, #define of internal modules, module of internal modules, (u s)mem of internal modules and modules "target command for testbench generation is (in 'ildef TESTBENCH macro): {u s}regN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}varN, {u s}mem, thread name (thread_main) of testbench module exith commands in 'ifdef TESTBENCH, target command for module generation mode is: *#define, clock, sreset, areset, {u s}inN, {u s}outN, {u s}mem, thread name (thread_main) of testbench module with commands in 'ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, thread name of int				<ul> <li>target command of hierarchy generation</li> </ul>
name of bind, output port name of tap, #define of internal modules, fuls)mem of internal modules (uls)mem of internal modules (uls)mem of internal modules (uls)mem of internal modules (uls)mem of internal modules (uls)regN, fuls)varN, fulcharf(ulshortf(ul)int, name of func (uls)regN, fuls)varN, fulcharf(ulshortf(ul)int, name of func (uls)regN, fuls)varN, fulcharf(ulshortf(ul)int, name of func (uls)regN, fuls)varN, fuls)regN, fuls)rem, thread name (thread_main) of testbench module (unit commands in 'ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is : output name of tap, #define of internal modules, command of input/output port, fuls)mem of internal modules, thread name (thread_main) of testbench module (clock and reset have same name among multi modules, thread name (thread_main) of testbench module (clock and reset have same name among multi modules)    Woot				
#define of internal modules, module of internal modules, {u s}mem of internal modules, {u s}mem of internal modules, {u s}mem of internal modules}  'target command for testbench generation is (in 'ifdef TESTBENCH macro): {u s}regn, {u s}varn, {u char/fu short/fu int, name of func} - with commands in 'ifdef TESTBENCH, target command in module generation mode is: #define, clock, sreset, areset, {u s}nin, {u s}outh, {u s}mem, thread name (thread_main) of testbench module} -with commands in 'ifdef TESTBENCH, target command for testbench generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of inherarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem				-
internal modules, {u s}mem of internal modules				T
modules -target command for testbench generation is (in 'ifdef TESTBENCH macro): -(u s)regN, (u s)varN, -(u char/[u]short/[u]int, name of func - with command in module generation mode is: #define, clock, sreset, areset, -(u s)inN, (u s)outN, (u s)mem, thread name (thread_main) of testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with commands in 'ifdef TESTBENCH, - target command for testbench module - with command for testbench module - with command in module sent have same name in modules, name of input/output port, (u s)mem overlapping  Woused com  'define macro name "macroname" is not used  Woused com  'define macro name is not used for 'ifdef used  'define macro name is not used for 'ifdef  'define macro name is not used for 'ifdef  well in module - with command in module - with command endowle - with command aman (ut)spourch in specified to the option of cthread - clock and reset have same name among multi modules  'define macro name is not used for 'ifdef  well in module of the option of cthread - command - "n" is specified to the option of cthread - command - "n" is specified to the option of cthread - command - "n" is specified to the option of cthread - command - "n" is specified to specified to cthread commands, - reset_header option is specified to - sync_header option is specified to - sync_header option is specified to - cthread command - header option is specified to - sync_header option is specified to -				
is (in `ifdef TESTBENCH macro): {u s\regnoundaries (u s\regnoundaries); {u s\regnounda				modules
State   Stat				<ul> <li>target command for testbench generation</li> </ul>
E603   clock and reset have same name "name" in multiple modules with command in module generation are of internal modules, thread name (thread_main) of testbench generation in hierarchy generation mode is: #define, clock, sreset, areset, {u s}inN, {u s}outN, {u s}mem, thread name (thread_main) of testbench module with commands in "ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module clock and reset have same name "name" in multiple modules. Thread name overlapping with modules. The provided for "ifdef used" which is specified to thought of the provided for "ifdef used" which provided for "ifdef used command" wheader/reset_header/wait_header/sync_header" with specifying-pipe option to cthread wheader option is specified to any one of cthread command. The provided to the potion of cthread command header option is specified to cthread command header option is specified to the provided to cthread command header option is specified to command he				is (in `ifdef TESTBENCH macro):
- with commands in `ifdef TESTBENCH, target command in module generation mode is: #define, clock, sreset, areset, {u s}-inN, {u s}-outN, {u s}-mem, thread name (thread_main) of testbench module with commands in `ifdef TESTBENCH, target command for testbench module with command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}-mem of internal modules, thread name (thread_main) of testbench module clock and reset have same name "name" in multiple modules  W001				{u s}regN, {u s}varN,
target command in module generation mode is: #define, clock, sreset, areset, {uls}inN, {uls}outN, {uls}mem, thread name (thread_main) of testbench module with commands in `ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {uls}mem of internal modules, thread name (thread_main) of testbench module clock and reset have same name "name" in multiple modules  W001				[u]char/[u]short/[u]int, name of func
mode is : #define, clock, sreset, areset, {u s}min, {u s}mem, thread name (thread_main) of testbench module with commands in `ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is : output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module clock and reset have same name "name" in multiple modules    W001   `define macro name "macroname" is not used   Unused com with modules   W002   SC_CTHREAD "threadname" has no reset process   Unused com variabping   Unused com variabp				- with commands in `ifdef TESTBENCH,
Sc_CTHREAD "threadname" has no reset process   Sc_CTHREAD "threadname" has no reset process   Information   Info				target command in module generation
name (thread_main) of testbench module -with commands in 'ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is: output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module (thread_main) of testbench module clock and reset have same name "name" in multiple modules  W001 'define macro name "macroname" is not used  W002 SC_CTHREAD "threadname" has no reset process  Not recommend to specify "-header/-reset_header/-wait_header/ -sync_header with specifying -pipe option to cthread  Thormation  Name Overlapping  Unused com in formation  "n" is specified to th option of cthread command  When pipe option is specified to any one of cthread commands, -reset_header option, wait_header or -sync_header option is specified to cthread command -header option is specified to cthread command -header option is specified to cthread command -header option is specified to fuls)  W004 toggle coverage is not supported in module with only SC_METHOD  W005 macro "macroname" is redefined  Information  Information  Name (thread_main) of testbench modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules  'wn' is specified to thoption of cthread command  "n" is specified to thoption of cthread command  "header option is specified to any one of cthread command -header option is specified to cthread co				mode is: #define, clock, sreset, areset,
with commands in `ifdef TESTBENCH, target command for testbench generation in hierarchy generation mode is : output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module (thread_main) of testbench module clock and reset have same name "name" in multiple modules  W001				{u s}inN, {u s}outN, {u s}mem, thread
target command for testbench generation in hierarchy generation mode is : output name of tap, #define of internal modules, name of input/output port, {u s}mem of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module  E603 clock and reset have same name "name" in multiple modules  W001 'define macro name "macroname" is not used  W002 SC_CTHREAD "threadname" has no reset process  W003 not recommend to specify "-header/-reset_header/-wait_header/-sync_header" with specifying-pipe option to cthread  W004 votable option to cthread  W005 toggle coverage is not supported in module with only SC_METHOD  W005 macro "macroname" is redefined  W006 macro "macroname" is redefined  Information Information  Information toggle_coverage is ignored when it is specified in module definition file which has no cthread  W006 macro "macroname" is redefined  Information Same macro name is redefined  W007 When pipe option is specified to any one of cthread command  'header option is specified to cthread command  'header option is specified to {u s}mem command  'header option is specified to soft_reset command  Toggle_coverage is ignored when it is specified in module definition file which has no cthread  W005 macro "macroname" is redefined  Information Same macro name is redefined  When generate file that has already				name (thread_main) of testbench module
in hierarchy generation mode is : output name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module clock and reset have same name among multi modules  W001 'define macro name "macroname" is not used  W002 SC_CTHREAD "threadname" has no reset process  W003 not recommend to specify "-header/-reset_header/-wait_header/-sync_header" with specifying -pipe option to cthread  option to cthread  W004 toggle coverage is not supported in module with only SC_METHOD  W005 macro "macroname" is redefined  W006 macro "macroname" is redefined  Information  Information  Information  Information  Information  Information  Information  Information  Information  Same macro name is redefined  When pipe option is specified to any one of cthread commands, -reset_header option, wait_header or -sync_header option is specified to cthread command -header option is specified to {u s}mem command -header option is specified to {u s}mem command -header option is specified to soft_reset command  Same macro name is redefined  W005 macro "macroname" is redefined  Information  Information  When pipe option is specified to soft_reset command -header option is specified				<ul> <li>with commands in `ifdef TESTBENCH,</li> </ul>
name of tap, #define of internal modules, name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module  E603 clock and reset have same name "name" in multiple modules  W001 'define macro name "macroname" is not used  W002 SC_CTHREAD "threadname" has no reset process  W003 not recommend to specify  "-header/-reset_header/-wait_header/ -sync_header" with specifying -pipe option to cthread  option to cthread  w004 toggle coverage is not supported in module with only SC_METHOD  w005 macro "macroname" is redefined  w006 macro "macroname" is redefined  unit modules  VAMP (thread_main) of testbench module  clock and reset have same name among multi modules  'define macro name is not used for `ifdef  woerlapping  w1 thread com  'define macro name is not used for `ifdef  w1 is specified to th option of cthread command  w1 is specified to tho option of cthread commands  w1 in rill in module with only option is specified to any one of cthread command  w1 header option is specified to the option of cthread command  w2 in macro macroname is not used for `ifdef  w2 in macro macroname is not used for `ifdef  w3 in macro macroname is not used for `ifdef  w3 in macro macroname is not used for `ifdef  w4 in macro macroname is not used for `ifdef  w3 in macro macroname is not used for `ifdef  w4 in macro macroname is not used for `ifdef  w4 in macro macroname is not used for `ifdef  w4 in macroname is not used for `ifdef  w4 in macroname is not used for `ifdef  w5 in macroname is not used for `ifdef  w5 in macroname is not used for `ifdef  w5 in macroname is not used for `ifdef  w6 in macroname i				target command for testbench generation
name of input/output port, {u s}mem of internal modules, thread name (thread_main) of testbench module				in hierarchy generation mode is : output
internal modules, thread name (thread_main) of testbench module (thread_main) of testbench module (clock and reset have same name "name" in multiple modules				name of tap, #define of internal modules,
Clock and reset have same name "name"   Name   clock and reset have same name among   multiple modules				name of input/output port, {u s}mem of
Clock and reset have same name "name" in multiple modules   Clock and reset have same name among multi modules				internal modules, thread name
in multiple modules  W001 'define macro name "macroname" is not used  W002 SC_CTHREAD "threadname" has no reset process  W003 not recommend to specify "-header/-reset_header/-wait_header/ -sync_header" with specifying -pipe option to cthread  option to cthread  w004 toggle coverage is not supported in module with only SC_METHOD  w005 macro "macroname" is redefined  w006 word apping multi modules  'define macro name is not used for 'ifdef  'define macro name is not used for 'ifdef  'define macro name is not used for 'ifdef  wn' is specified to th option of cthread command  when pipe option is specified to any one of cthread commands,  reset_header option, wait_header or  -sync_header option is specified to cthread command  header option is specified to soft_reset command  toggle_coverage is ignored when it is specified in module definition file which has no cthread  woos macro "macroname" is redefined  woos macro "macroname" was renamed to Information  when generate file that has already				(thread_main) of testbench module
W001       `define macro name "macroname" is not used       Unused com used       `define macro name is not used for `ifdef         W002       SC_CTHREAD "threadname" has no reset process       Information       "n" is specified to th option of cthread command         W003       not recommend to specify "-header/-reset_header/-wait_header/-sync_header" with specifying -pipe option to cthread       Unformation       When pipe option is specified to any one of cthread commands, reset_header option, wait_header or sync_header option is specified to cthread command header option is specified to cthread command header option is specified to soft_reset command         W004       toggle coverage is not supported in module with only SC_METHOD       Information       toggle_coverage is ignored when it is specified in module definition file which has no cthread         W005       macro "macroname" is redefined       Information       Same macro name is redefined         I001       the existed file "filename" was renamed to       Information       When generate file that has already	E603	clock and reset have same name "name"	Name	clock and reset have same name among
Used   W002   SC_CTHREAD "threadname" has no reset process   Information   When pipe option is specified to any one of cthread command   When pipe option is specified to any one of cthread commands, -sync_header" with specifying -pipe option to cthread   Poption is specified to cthread command   Poption is specified to soft_reset command   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module definition file which has no cthread   Poption is specified in module in the poption is specified in module in the poption is specified to cthread   Poption is specified to ct		in multiple modules	overlapping	
W002 SC_CTHREAD "threadname" has no reset process  W003 not recommend to specify "-header/-reset_header/-wait_header/ -sync_header" with specifying -pipe option to cthread option to cthread  W004 toggle coverage is not supported in module with only SC_METHOD  W005 macro "macroname" is redefined  W006 Information  Information  Information  "n" is specified to thoption of cthread command  When pipe option is specified to any one of cthread commands, -reset_header option, wait_header or -sync_header option is specified to cthread command -header option is specified to fuls} mem command  V004 toggle coverage is not supported in module with only SC_METHOD  Information  Information  Same macro name is redefined  W005 the existed file "filename" was renamed to Information  When generate file that has already	W001	`define macro name "macroname" is not	Unused com	`define macro name is not used for `ifdef
reset process   command		used		
Not recommend to specify	W002	SC_CTHREAD "threadname" has no	Information	"n" is specified to th option of <b>cthread</b>
"-header/-reset_header/-wait_header/ -sync_header" with specifying -pipe option to cthread  option is specified to cthread command  header option is specified to {u s}mem  command  header option is specified to soft_reset  command  toggle coverage is not supported in  module with only SC_METHOD  formation  module with only SC_METHOD  macro "macroname" is redefined  Information  Information  Same macro name is redefined  When generate file that has already		reset process		command
-sync_header" with specifying -pipe option to othread  -sync_header option to othread  -sync_header option is specified to cthread command -header option is specified to {u s}mem command -header option is specified to soft_reset command  W004  toggle coverage is not supported in module with only SC_METHOD  macro "macroname" is redefined  Information  Information  Same macro name is redefined  When generate file that has already	W003	not recommend to specify	Information	When pipe option is specified to any one
option to cthread  option is specified to cthread command  header option is specified to soft_reset command  header option is specified to soft_reset command  toggle coverage is not supported in module with only SC_METHOD  formation  module with only SC_METHOD  macro "macroname" is redefined  Information  Same macro name is redefined  The existed file "filename" was renamed to Information  The specified to soft_reset command  toggle_coverage is ignored when it is specified in module definition file which has no cthread  Same macro name is redefined  The specified to soft_reset command  toggle_coverage is ignored when it is specified in module definition file which has no cthread  When generate file that has already		"-header/-reset_header/-wait_header/		of cthread commands,
toggle coverage is not supported in module with only SC_METHOD  woos macro "macroname" is redefined  tothread command  header option is specified to soft_reset command  toggle_coverage is ignored when it is specified in module definition file which has no cthread  woos macro "macroname" is redefined  Information  Same macro name is redefined  where the specified to soft_reset command  toggle_coverage is ignored when it is specified in module definition file which has no cthread  woos macro "macroname" is redefined  Information  when generate file that has already		-sync_header" with specifying -pipe		<ul><li>reset_header option, wait_header or</li></ul>
<ul> <li>header option is specified to {u s}mem command</li> <li>header option is specified to soft_reset command</li> <li>toggle coverage is not supported in module with only SC_METHOD</li> <li>module with only SC_METHOD</li> <li>macro "macroname" is redefined</li> <li>Information</li> <li>Same macro name is redefined</li> <li>the existed file "filename" was renamed to</li> <li>Information</li> <li>Same macro name is redefined</li> <li>When generate file that has already</li> </ul>		option to cthread		_ ·
woos macro "macroname" is redefined  command  ·header option is specified to soft_reset command  toggle coverage is not supported in module with only SC_METHOD  macro "macroname" is redefined  Information  Information  Same macro name is redefined  When generate file that has already				
W004       toggle coverage is not supported in module with only SC_METHOD       Information       toggle_coverage is ignored when it is specified in module definition file which has no cthread         W005       macro "macroname" is redefined       Information       Same macro name is redefined         1001       the existed file "filename" was renamed to       Information       When generate file that has already				•header option is specified to {u s}mem
Command   W004   toggle coverage is not supported in module with only SC_METHOD   Information   toggle_coverage is ignored when it is specified in module definition file which has no cthread   W005   macro "macroname" is redefined   Information   Same macro name is redefined   When generate file that has already				
W004       toggle coverage is not supported in module with only SC_METHOD       Information       toggle_coverage is ignored when it is specified in module definition file which has no cthread         W005       macro "macroname" is redefined       Information       Same macro name is redefined         1001       the existed file "filename" was renamed to       Information       When generate file that has already				<ul><li>header option is specified to soft_reset</li></ul>
module with only SC_METHOD specified in module definition file which has no <b>cthread</b> W005 macro "macroname" is redefined Information Same macro name is redefined  the existed file "filename" was renamed to Information When generate file that has already				
W005     macro "macroname" is redefined     Information     Same macro name is redefined       1001     the existed file "filename" was renamed to     Information     When generate file that has already	W004		Information	
W005     macro "macroname" is redefined     Information     Same macro name is redefined       1001     the existed file "filename" was renamed to     Information     When generate file that has already		module with only SC_METHOD		specified in module definition file which
1001 the existed file "filename" was renamed to Information When generate file that has already				has no <b>cthread</b>
	W005		Information	Same macro name is redefined
"filename" existed	1001		Information	When generate file that has already
<u> </u>		"filename"		existed

Confidential	-	-	Rev.	1.8	118/125Pag e
-		High-Level design su	pporting	tool ssgen us	ser's manual

No.	Message	Category	Output condition
1002	"name" cannot be registered for VCD dump because the width is more than 999	Information	When bit width of port/signal is 1000 or more
1003	because ssgen generates only one SC_CTHREAD in testbench, please make SC_CTHREADs for every clocks, if necessary.	Information	When multi clock condition
1004	"filename_tmp" was generated because "filename" has already existed	Information	prevention to re-write an existing file
1005	skip invalid command [commandname]	Information	When there is an invalid command in `include file or -include file.
1006	ignored "-range_check" option because not supporting range check for 3D array variable	Information	When specifying -range_check to 3D array of {u s}outN, {u s}regN, {u s}varN, [u]char, [u]short, [u]int, {u s}evN
1007	ignored "-range_check" option because the width > 64	Information	When specifying -range_check to variable, whose width is more than 64, of {u s}outN, {u s}regN, {u s}varN, {u s}evN
1008	ignored "-range_check" option because the variable is a constant variable	Information	When specifying -range_check to variable with const identifier of {u s}varN, [u]char, [u]short, [u]int

Confidential   -   Rev.   1.8   110/15	25Pag
Confidential -   Rev.   1.0	_

\*1 : Reserved words checked by E501 are shown in the following table.

#### Reserved words

int, long, short, signed, unsigned, float, double, bool, true, false, char, wchar\_t, void, class, struct, union, enum, const, volatile, auto, extern, register, static, mutable, friend, typedef, explicit, inline, virtual, public, protected, private, operator, this, if, else, for, while, do, switch, case, default, break, continue, goto, return, try, catch, new, delete, dynamic\_cast, static\_cast, const\_cast, reinterpret\_cast, sizeof, typeid, throw, template, typename, export, namespace, using, and, and\_eq, bitand, bitor, compl, not, not\_eq, or, or\_eq, xor, xor\_eq, asm, sc\_\*, SC\_\*, systemo, reset\_signal\_is, asyno\_reset\_signal\_is, dont\_initialize, sensitive, read, write, pos, neg, posedge, negedge, posedge\_event, negedge\_event, wait, next\_trigger, halt, always, assign, buf, bufif0, bufif1, casex, casez, cmos, deassign, defparam, disable, edge, endattribute, endcase, endfunction, endmodule, endprimitive, endspecify, endtable, endtask, event, force, forever, fork, highz0, highz1, ifnone, initial, input, join, large, macromodule, medium, module, nmos, notif0, notif1, output, parameter, pmos, primitive, pull0, pull1, pulldown, pullup, rcmos, reg, release, repeat, rnmos, rpmos, rtran, rtranif0, rtranif1, scalared, small, specify, specparam, strength, strong0, strong1, supply0, supply1, table, task, time, tran, tranif0, tranif1, tri, tri0, tri1, triand, trior, trireg, vectored, wand, weak0, weak1, wire, wor, attribute, begin, end, function, inout, nand, nor, package, use, xnor, TESTBENCH, \_OSCI, \_MEM\_MODEL, \_MODE\_RTL, \_\_CTOS\_\_, CALYPTO\_SYSC, T\_MAX, HIRE\_MAX, MEM\_\*, ssgen\_\*, tf, mem\_rw1, mem\_r1w1, mem\_r1w1\_2clk, CtoS\_MAIN\_LOOP, \_CTOS\_TOP, SSGEN\_ASSERT, \_COVERAGE, \_SLEC\_BBOX

\*2-1: Naming rules checked by E502 are shown in the following table (except #define).

No	Naming rules
1	Characters which can be used are alphanumeric character and underscore. However, brackets for array form('[' and ']') can be used.
2	A name is not distinguished in a capital letter and a small letter.
3	The head character should be alphabetic character or underscore. However, the head character of modulename, port name and instance name must be alphabetic character.
4	The tail character should be alphanumeric character.
5	The length of name should be 511 or less.

\*2-2: Naming rules checked by E502 are shown in the following table (for #define).

No	Naming rules
1	Characters which can be used are alphanumeric character and underscore.
2	A name is not distinguished in a capital letter and a small letter.
3	The head character must be alphabetic character.
4	The length of name should be 511 or less.

Confidential	-	-	Rev.	1.8	120/125Pag e
-		High-Level design su	pporting	tool ssgen us	ser's manual

### Contact

RSD/DA-gi S.Imamura <u>shintaro.imamura.ry@renesas.com</u>

 $RSD/DA\text{-}gi\ D.Hayashi\ \underline{daichi.hayashi.yw@renesas.com}$ 

 ${\sf RVC/FE\ Yen\ Nguyen\ \underline{ven.nguyen.aj@rvc.renesas.com}}$ 

RVC/FE Hiep Nguyen <a href="mailto:hiep.nguyen.df@rvc.renesas.com">hiep.nguyen.df@rvc.renesas.com</a>

Confidential	-	-	Rev.	1.8	121/125Pag e
_		High-Level design su	nnorting	tool segen us	er's manual

## Revision history

	1		Trevision matery		I	
Rev.	Classificati	Effective	Content	Approval	Checked	Written
No	on	date	Contoni	by	by	by
1.0	Established	Approved date	New created	FEDT Fujii 11.09.30	FEDT Oshima 11.09.30	FEDT Imamura 11.09.30
1.1	Modified	Approved date	Chapter 1 Changing the formal name of ssgen to "Synthesizable SystemC code Generator" Chapter 2 Adding information that it is possible to change the environment and the version arbitrarily of EDA tools by specifying the input to ssgen Chapter 3 Updating output files of ssgen Updating specification of prevention to re-write an existing file Updating specification of signal connections of hierarchy generation mode Deleting "High-speed simulation" from accessing memory array mode. Adding chip select port to 2 port memory Chapter 4 Updating method of CtoS execution Chapter 5 Adding -only_script and -notb to command line option Chapter 6 Updating specification of module generation mode command Adding space_indent, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc Updating specification of option for soft_reset, uoutN, soutN, uregN, sregN, uvarN, svarN, char, uchar, short, ushort, int, uint, umem, smem, cthread Updating specification of hierarchy module generation mode Adding space_indent, env_systemc, env_vcs, env_ies, env_ctos, env_vcs_gcc, bind Updating specification of option for tap Chapter 7 Updating specification of option for tap Chapter 7 Updating example of output file of ssgen Chapter 8 Updating specification of macro function for memory access Chapter 9 Updating output messages	FEDT Fujii 12.03.28	FEDT Oshima 12.03.28	FEDT Imamura 12.03.28
1.1.1	Modified	Approved date	Chapter 5	FEDT Fujii 12.04.25	FEDT Oshima 12.04.23	FEDT Imamura 12.04.23

Confidential	-	High-Level design supporting	tool segon us	e e e e e e e e e e e e e e e e e e e e		
Confidential	_	_	Rev.	1.8	122/125Pag	

Rev.	Classificati	Effective	Content	Approval	Checked	Written
No	on	date	Content	by	by	by
1.1.4	Modified	Approved date	Chapter 4 Delete (Note) of (7) Chapter 6 Adding style_alloc command Adding "-nowd" option to {u s}mem command. Chapter 7 Adding "_CTOS_TOP" macro Adding "*_NOWD" macro to macro function of memory access Chapter 8 Adding "*_NOWD" macro to macro function of memory access Chapter 9 Updating output messages	FEDT Fujii 12.09.26	FEDT Oshima 12.09.26	FEDT Imamura 12.09.26
1.2	Modified	Approved date	All  • Adding chapter 7  Chapter 2  • Updating default version of EDA tools  Chapter 6  • Adding "-clk_edge" option to cthread command  Chapter 8  • Updating output description of soft_reset  command  Chapter 10  • Updating output messages  - Changing 'define command of E202  - Delete E204 and E604  - Adding E209 and E210	FEDT Fujii 12.11.30	FEDT Oshima 12.11.30	FEDT Imamura 12.10.31
1.3	Modified	Approved date	Chapter 2  · Updating version of ActivePerl Chapter 3  · Adding memory interface module  · Adding memory access pattern (5)(6)(7) Chapter 6  · Adding "rw1_wa", "rw1_ra" and "rw1_re" to mem_suffix command  · Adding "_SLEC_BBOX" to #ifdef command  · Adding "-range_check" option to {u s}outN, {u s}regN, {u s}varN, [u]char, [u]short and [u]int command  · Adding "rw1:r" and "rw1:w" to {u s}mem command  · Adding "rw1:r" and "rw1:w" to {u s}mem command  · Adding "-rtl" option to sub command  Chapter 7  · Adding initial value, maximum value and minimum value Chapter 8  · Adding an example of "-range_check" option  · Adding the explanation of "SSGEN_ASSERT"  · Adding an example of memory interface module  · Adding macro for "rw1:r" and "rw1:w" Chapter 10  · Updating output messages  - Changing sub command of E202, E308, E311, E312, E401, E402  - Adding "SSGEN_ASSERT", "_COVERAGE" and "_SLEC_BBOX" to reserved word.	FEDT Fujii 13.1.23	FEDT Oshima 13.1.23	FEDT Imamura 13.1.22

Confidential	-	-	Rev.	1.8	123/125Pag e
-		High-Level design supporting tool ssgen user's manual			

Rev.	Classificati	Effective	Content	Approval	Checked	Written
No	on	date	Content	by	by	by
1.4	Modified	Approved date	Chapter 3  Describing recommendation that memory port access description should be used in SystemC simulation  Chapter 6  Adding vod_trace command  Adding {u s}evN command  Changing "_DEBUG_SIM" to "_DEBUG*" in #ifdef command  Adding "-var2reg", "-debug_trace" and "-debug_macro" option to {u s}varN, [u]char, [u]short and [u]int command  Supporting three-dimension array with const  Adding "-noad" option to {u s}mem command  Supporting memory in tap command  Supporting floating port in bind command  Chapter 7  Adding initial value and maximum/minimum value in range check  Chapter 8  Adding "_NOAD" and "_NOAW"  Chapter 9  Adding "_NOAD" and "_NOAW"  Chapter 10  Updating output messages  -Changing specification E001, E002, E003, E006, E016, E021, E101, E202, E203, E206, E207, E209, E305, E306, E308, E312, E329, E501, E502, E601, I006, I007  -Adding E339, E340, E341, E342, E343, E408  Deleting "_DEBUG_SIM" from reserved word.	FEDT Fujii 13.5.13	FEDT Oshima 13.5.9	FEDT Imamura 13.5.9
1.5	Modified	Approved date	Chapter 2  • Updating information of related tools Chapter 3  • Updating the figure of ssgen input/output  • Adding that memory models have function storing previous value of read data port.  • Not supporting memory array description from this version  • Supporting dual port memory Chapter 5  • Adding –checker, -slec, -subdir option Chapter 6  • Adding env_ssgen, env_1team, env_sschecker, env_slec  • Adding dual port memory to mem_suffix  • Adding dual port memory to {u s}mem  • Adding —pipe_macro and —pipe_max option to cthread  • Adding —port_pfx option to sub  • Supporting sub and bind in #ifdef area Chapter 8  • Updating descriptions of memory model, CtoS script and simulation script  • Adding descriptions of SLEC script and checker script Chapter 10  • Updating output messages  • Changing specification E401  • Adding E114, E344, E415, E416 and I009	SIDA Asano 13.9.19	SIDA Asano 13.9.19	SIDA Imamura 13.9.5

Confidential	-	- High-Level design su	Rev.	1.8	e e	
Confidential			Dov	1.0	124/125Pag	

Rev.	Classificati	Effective	Contont	Approval	Checked	Written
No	on	date	Content	by	by	by
1.6	Modified	Approved date	Chapter 6 Changed default value of env_ctos and env_slec Adding clk_off to vcd_trace Supported `ifdef nest only in hierarchy module definition file Adding _for_style option to _range_check function Deleted note "cthread must be specified" by supported SC_METHOD only module Added note about specifying array signal to sensitivity list of method Added sync command Added _mem_pfx, -mem_ipfx and _mem_opfx to tap command Chapter 7 Added the mention to bind command Chapter 8 Updated descriptions of memory model, CtoS script and SLEC script Chapter 10 Updated output messages Deleted E003,E324,E340 and I009 -Changed specification E103,E110,E304,W003 and I006	RSD DA-gi Asano 14.9.26	RSD DA-gi Asano 14.9.26	RSD DA-gi Imamura 14.9.25

Confidential	-	-	Rev.	1.8	125/125Pag e
-		High-Level design su	pporting	tool ssgen us	ser's manual

Rev.	Classificati	Effective	Content	Approval	Checked	Written
No	on	date	Content	by	by	by
1.8	Modified	Approved date	Chapter 2  ·Updating information of related tools Chapter 3  ·Updated the figure of ssgen input/output  ·Added asynchronous circuit module generation Chapter 4  · Updated execution command (run_gcc.csh and run_ctos.csh) Chapter 5  ·Added —D, -ins, -ifv, -sva and -sta Chapter 6  · Added env_overflow, env_cpp2ins, toggle_coverage, hdl_observer, ctos_period, ctos_target_lib, wait_expand, `ifndef, `if and `elif (6.1)  ·Deleted sync command (6.1)  ·Added —symbol, -time_unit and —period to clock command (6.1)  ·Added —no_trace to {u s}{in out reg} command (6.1)  ·Added —wait_noninline and —wait_expand to cthread command (6.1)  ·Added —ctos_noninline and —ctos_dont_touch to func command (6.1)  · Added env_overflow, env_cpp2ins, toggle_coverage, hdl_observer, ctos_period, ctos_target_lib, prefix_sync, `ifndef, `if, `elif and insert_port(6.2)  · Added —sync_level, -sync_posedge, -sync_negedge, -sync_toggle, -sync_bus, -enable_level, -enable_posedge, -enable_negedge to bind command (6.2) Chapter 8  ·Updated descriptions of SystemC, test bench, CtoS script, SLEC script, checker script and simulation script Chapter 10  ·Updated output messages -Deleted E009  -Added E024,E025,E026,E111,E115,E116, E211,E345,E346,E347,E348,E417,E418,E419, W004 and W005	RSD DA-gi Asano 15.9.15	RSD DA-gi Asano 15.9.15	RSD DA-gi Imamura 15.9.15