

High-level Design Beginner Training Course Part 3 High-level Design Synthesis Exercises

Renesas Electronics Corporation
Design Automation Department

2014/2/3 Rev. 1.0

RENESAS Group CONFIDENTIAL

LLWEB-00018077

Export Control No. LLWEB-00018077

Table of Contents

- Course Prerequisites
- Purposes
- Exercise Data
- Behavioral synthesis/equivalence check flow
- Generating a tool execution script using SSGEN
- Behavioral synthesis
- Cycle accurate synthesis
- Exercise 1: Behavioral synthesis (cycle accurate synthesis)
- Checking a behavioral synthesis script generated by SSGEN
- Checking the results of behavioral synthesis
- Equivalence check
- Exercise 2: Equivalence check (cycle accurate synthesis)
- Pipeline synthesis
- Exercise 3: Behavioral synthesis (pipeline synthesis)
- Exercise 4: Equivalence check (pipeline synthesis)
- Summary
- Appendix: How to tune RTL data using CtoS




Course Prerequisites

- The high-level design beginner training course assumes basic knowledge of the topics listed below. If you are not knowledgeable about these topics, you may find this course difficult to understand. We recommend that you attend this course after obtaining necessary knowledge through the learning materials shown below.
 - We also recommend that before carrying out the synthesis exercises, you finish the "Part 1 High-level Design Modeling Exercises".

Basic knowledge required	Learning material
Logic design methodology	•Intranet: 設計の杜 (Japanese web site) http://ppweb01.mu.renesas.com/knowledge/soc/designhome/ •Renesas technical course: RTL logic design exercises
C language programming	 Books (Japanese only) 明解C言語入門編 (SB Creative Corp.) Cの絵本 (SHOEISHA.Co.,Ltd.) Web sites (Japanese web site) 42827198 C language http://www.c-lang.org/ Points of Learning C Language for Beginners http://www9.plala.or.jp/sgwr-t/
Overview of High- level Design	 LiveLink: "High-level Design Methodology and Application Examples" http://livelink.renesas.com/Livelink/livelink.exe/open/42827198 [System-Level & High-Level Design/Verification] Training/Seminar Materials http://eda.develop.renesas.com/lv1ww/REL/training/en/System High level Design training.html

Purposes

■ The High-level Design Beginner Training Course is divided into three parts. The purposes of each part are shown below in relation to the high-level design flow.



Part 1 Modeling Exercises

To help you learn the SystemC syntax and coding styles and create/code basic SystemC models for high-level design.

To help you detect and correct coding problems with SystemC code check tools (such as 1Team).

Part 2 Verification Exercises (Based on This Teaching Document)

To help you create a test bench and verify the SystemC model (i.e., perform simulation-based debugging).

To help you obtain code coverage.

Part 3 Synthesis Exercises

To help you generate various RTLs from SystemC models with a behavioral synthesis tool (CtoS). To help you check the equivalency between SystemC and RTL with an equivalence checker (SLEC).


Exercise Data

- Obtain exercise data for this training course from the following:
 - Training materials for System-Level High-level Design/Verification
 - http://eda.develop.renesas.com/lv1ww/REL/training/en/System_High_level_Design_training.html
 - High-level Design Beginner Training Course
 - 3. High-level Design Synthesis Exercises (Exercise Data)
- Reuse SystemC descriptions created in Exercise 2 of Part1 Modeling Exercise.
 - If you have not taken the modeling exercise course, or if you have deleted data after taking the course, use the answer data included in the modeling exercise data.
 - Obtain the modeling exercise data from the following:
 - [System-level/high-level design/verification] Training/Seminar Materials
 - http://eda.develop.renesas.com/lv1ww/REL/training/en/System_High_level_Design_training.html
 - High-level Design Beginner training course
 - 1. High-level Design Modeling Exercises (Exercise Data)




Behavioral Synthesis/Equivalence Check Flow

■ The correspondence between the behavioral synthesis/equivalence check flow and exercises is as follows:



Generating a Tool Execution Script using SSGEN

- You can generate a behavioral synthesis script and an equivalence check script using SSGEN.
 - •ssgen.pl -in module definition file -subdir -only_script -ctos -slec




List of command line options (used in this exercise)

Option	Description
-in <i>filename</i>	Specifies an input file (module definition or hierarchy definition). (Required)
-subdir	Separates generated files in a subdirectory. (If this option is not used, all files are generated on the same path.)
-only_script	Generates a tool execution script only.
-ctos	Generates a behavioral synthesis (CtoS) execution script.
-slec	Generates an equivalence check (SLEC) execution script.


Behavioral Synthesis

- Generate an RTL description from a SystemC model.
 - You can generate various architectures by changing behavioral synthesis constraints.
 - ➤ Use CtoS.
 - > This exercise shows cycle accurate synthesis and pipeline synthesis.



Cycle Accurate Synthesis

- Generate an RTL description equivalent to the I/O timing of a SystemC model.
 - The simplest way of behavioral synthesis.
 - Optimize operation unit sharing, operation cycle retiming, etc.



Exercise 1: Behavioral Synthesis (Cycle Accurate Synthesis)

Use CtoS to generate an RTL description from a SystemC model.

Exercise directory: synthesis/ex1

Exercise 1-1. Generating a behavioral synthesis script

Generate a CtoS script.

Exercise 1-2. Behavioral synthesis

Execute CtoS.

Exercise 1: Behavioral Synthesis (Cycle Accurate Synthesis)

- Exercise 1-1. Generating a behavioral synthesis script
 - Use SSGEN to generate a behavioral synthesis script.
 - 1. Move to the exercise directory.

%> cd synthesis/ex1

- 2. Copy data of exercise 2 of the modeling exercise.
 - Copy the SSGEN input file and the SystemC description that were created in exercise
 2 of the modeling exercise.

%> cp ../../modeling/ex2/dut.in .

%> cp -r ../../modeling/ex2/src .

- If you have not carry out the modeling exercise, copy answer data. The answer data is stored in modeling/.answer/ex2.
- 3. Execute SSGEN.
 - When SSGEN is executed as shown below, only scripts for behavioral synthesis can be generated.

%> ssgen.pl -in dut.in -subdir -only_script -ctos The following files are generated.

 ctos/ctos_dut.tcl
 CtoS script (behavioral synthesis constraints)

 ctos/run_ctos_dut.sh
 CtoS execution script



Exercise 1: Behavioral Synthesis (Cycle Accurate Synthesis)

- Exercise 1-2. Behavioral synthesis
 - Execute CtoS.
 - 1. Execute CtoS.

%> cd ctos

%> run_ctos_dut.sh

- Check that dut.v is generated and that no error is output in ctos_dut.log.
- If an error is output in ctos_dut.log, an RTL description may not have been generated. In this case, contact hld_support_m@lm.renesas.com.

Checking a Behavioral Synthesis Script Generated by SSGEN

- Check the behavioral synthesis script generated in exercise 1.
 - Here, understand the contents of the behavioral synthesis script generated by SSGEN.
 - Refer to the appendix for information on how to tune RTL data by changing the generated script.

Checking a Behavioral Synthesis Script Generated by SSGE

ctos/ctos_dut.tcl (1/3)

```
# parameters
                              Operating frequency constraint: 5000 ps
set PERIOD 50<del>00</del>
                            Input delay constraint: 0 ps
set INPUT DELAY O
set TARGET_LIB tutorial.lbr
                              Target technology library.
                              The .lib file of the target library is specified in an actual design.
# set variables
set NAME dut
set MODULE /designs/$NAME/modules/$NAME
set ARRAY $MODULE/arrays
                                                       Variable definitions.
iset BEHAVIOR $MODULE/behaviors
set PORT $MODULE/terms
# preparation
new_design $NAME
                                                    Specifies a SystemC model.
                                                                                       Compilation flags.
set_attr source_files "../src/dut.cpp" [get_design]
set_attr_compile_flags " -w -D_MEM_MODEL -I/common/appl/Renesas/SystemC/utility/ssgen" [get_design]
set attr top module path $NAME [get design]
set_attr verilog_rtl_model_suffix "" [get_design]
set_attr auto_write_models false [get_design]
set_attr low_power_clock_gating true [get_design]
                                                               Various attribute settings.
set_attr tech_lib_names $TARGET_LIB [get_design]
set_attr reset_all_registers true [get_design]
set_attr verilog_pragma_keyword "synopsys" [get_design] |
#set_attr enable_resource_sharing false [get_design]
#set_attr default_speed_grade 90 [get_design]
Idefine_clock -name clk -period $PERIOD F
                                                    Clock definition.
build
```

Checking a Behavioral Synthesis Script Generated by SSGEN

ctos/ctos_dut.tcl (2/3)

```
# flatten_array_
set a list [ls $ARRAY]
set b list {}
                                                    Flatting arrays. This does not
foreach a $a list {
                                                     need to be changed. (*)
  set readOnly [get attr read only $ARRAY/$a
  if {$readOnly==0} {
     lappend b list $ARRAY/$a
if {$b list != ""} {
  flatten array $b list
                      Inline functions. This should be changed for tuning.
# inline function
inline calls -all
                       (Refer to the appendix.)
# loop unroll
                                             Unrolling of combinational loops. This does not
if {[find combinational loops]!=""} {
                                              need to be changed.
  unroll loop [find combinational loops
# input delay
set port list [Is $PORT]
foreach i port $port list {
                                                                                     Sets up input delay for all input ports other than those
  if { [get attr is clock $PORT/$i port]==0
                                                                                      for reset. This should be changed if input delay is to
     && [regexp [get_attr direction $PORT/$i_port] "in"]==1 } {
                                                                                      be set up for only specific ports.
    if \{[regexp "rst" \$i port] == 0\}
       external delay -input $INPUT DELAY -clock clk -edge rise $PORT/$i port
                                                                                                (*)It is possible to allocate memory to arrays for
                                                                                                synthesis. In this case, this needs to be changed.
```

Checking a Behavioral Synthesis Script Generated by SSGEN

ctos/ctos_dut.tcl (3/E)

```
# synthesis
                    Scheduling.
schedule
                    Register allocation.
allocate_registers
# write files
                                                               Generates RTL description.
write_rtl -slec slec_$ {NAME} .tcl -o $ {NAME} .v $MODULE
                                                               Generates an equivalence check script.
# make reports
file mkdir ./reports $ {NAME}
report_resources -detail > reports_$ {NAME} / report_resources.log
report_schedule > reports_$ {NAME} / report_schedule.log
report_timing > reports_$ {NAME} / report_timing.log
                                                                     Generates various report files.
report_area -detail > reports_$ {NAME} /report_area.log
report_registers -detail > reports_$ {NAME} /report_registers.log
report_summary > reports_$ {NAME} / report_summary.log
#save_design -dir SAVE_DESIGN-
                                   Saves the database.
exit
```

- Check the results of the behavioral synthesis in exercise 1.
 - The following report files are generated in reports_dut. report_timing.log: Reports on a critical path report_resources.log: Reports on resources used report_schedule.log: Results of scheduling report_registers.log: Results of register binding report_area.log: Detailed area report report_summary.log: Summary report
 - Later, key points of each report will be described.
 - To evaluate the final QoR (results such as area and delay), examine logic synthesis reports. Timing reports and area reports of CtoS are for reference only.
 - For example, even if an area report of CtoS shows a large decrease in areas, a logic synthesis report may show few changes (the opposite case is also possible).

- Check the results of the behavioral synthesis in exercise 1.
 - report_timing.log
 - Critical paths are reported.

Timing report for most Terminal	critical path in m Type			Arrival (ps)
in_d0[0]	in port	7	0	0
umul_16x8x8/A[0]	umul_16x8x8		75	75
umul_16x8x8/Z[0]	umul_16x8x8	1	2,449	2,524
mux_out_ln17/A_02[0]	mux_7_16		0	2,524
mux_out_ln17/Z[0]	mux_7_16	2	504	3,028
gt_c65280_16/A[0]	gt_c65280_16		26	3,054
gt_c65280_16/GT	gt_c65280_16	1	529	3,583
if_ln49/A	if_then_else		0	3,583
if_ln49/Z[0]	if_then_else	1	0	3,583
<pre>mux_out_ln49/C[0]</pre>	mux_2_16		0	3,583
mux_out_ln49/Z[0]	mux_2_16	1	278	3,861
out_data_buf/A[0]	buf_16		0	3,861
out_data_buf/Z[0]	buf_16	1	0	3,861
out_data_reg/D[0]	flipflop_16_r1_0		0	3,861
out_data_reg/CLK	flipflop_16_r1_0		320	4,181
Timing slack : 819ps				
Thirting Stack + 010ps				

A critical path is a path on which multiplication is performed.

An operating frequency constraint of 5000 ps is not violated.

- Check the results of the behavioral synthesis in exercise 1.
 - report_resources.log
 - Resources used are reported.

```
Resources allocated to module dut, behavior dut_thread_main:
 Count ModuleType Master
                                Delay Area
                                             Grade Setup Delay Launch Delay
     1 umul
                  umul_16x8x8 2,449 577.5
     1 add
                                  985
                   add_9x8
                                        94.8
                                               100
                   gtle_9
                                        59.3
     1 gtle
                                               100
                   gt_c65280_16
                                               100
```


umul: Multiplication

add: Addition


gtle: Comparator (variable vs variable)
gt_c: Comparator (constant vs variable)

umul_16x8x8: 8 bits * 8 bits = 16 bits


- Check the results of the behavioral synthesis in exercise 1.
 - report_schedule.log
 - ➤ Scheduling results




- Check the results of the behavioral synthesis in exercise 1.
 - report_registers.log
 - Results of resister binding.



- Check the results of the behavioral synthesis in exercise 1.
 - report_area.log
 - Detailed area report.




- Check the results of the behavioral synthesis in exercise 1.
 - report_summary.log
 - Summary report.





Equivalence Check

- Verify the equivalency between a SystemC model and an RTL description.
 - Verify that the RTL description after behavioral synthesis is equivalent to a SystemC model.
 - •Use SLEC.
 - ➤ No pattern is required. Static verification in which every input sequence is considered.
 - Faster than RTL simulation.



Exercise 2: Equivalence Check (Cycle Accurate Synthesis)

Use SLEC to check the equivalency between a SystemC model and an RTL description.

Exercise directory: synthesis/ex2

Exercise 2-1. Generating an equivalence check script.

➤ Generate a SLEC script.

Exercise 2-2. Equivalence check.

Execute SLEC.

Exercise 2: Equivalence Check (Cycle Accurate Synthesis)

- Exercise 2-1. Generating an equivalence check script
 - Use SSGEN to generate an equivalence check script.
 - 1. Move to the exercise directory.

%> cd synthesis/ex2

- 2. Copy the data of exercise 1.
 - Copy the SSGEN input file, SystemC descriptions, and the CtoS directory for exercise 1.
 %> cp ../ex1/dut.in .

%> cp -r ../ex1/src .

%> cp -r ../ex1/ctos .

- 3. Execute SSGEN.
 - After SSGEN is executed as shown below, only scripts for equivalence check are generated.

%> ssgen.pl -in dut.in -subdir -only_script -slec The following files are generated.

slec/run_slec_dut_eq.sh slec/slec_dut_sc.tcl slec/run_slec_dut_sc.sh

slec/run_slec_dut_eq.sh \(\bigcap \) Equivalence check execution script.

SystemC verification script (not used in this exercise).




Exercise 2: Equivalence Check (Cycle Accurate Synthesis)

- Exercise 2-2. Equivalence Check
 - Execute SLEC.
 - 1. Execute SLEC.


```
%> cd slec
%> run_slec_dut_eq.sh
slec_dut_eq.log is output.
```

- 2. Check the results of verification.
 - Check that all the items other than Proven show "0" at the end of slec_dut_eq.log.



• If there is any difference (if Falsified is not "0"), contact hld_support_m@lm.renesas.com.

- Generate an RTL description with pipeline according to behavioral synthesis constraints.
 - Divide one-cycle operations into multiple stages according to the operating frequency constraint.
 - Perform optimization such as sharing operation units and retiming operation cycles in the same way as for cycle accurate synthesis.




- Data input in each cycle (Throughput = 1 data/1 cycle)
- Results are output after 4 cycles (Latency = 4 cycles)

You can increase the operating frequency.

- CtoS can pipeline a sequential loop (loop that includes wait()).
 - Steps for pipelining a loop through CtoS. (Details are given in exercise 3.)
 - (1) Add a label to the beginning of the target loop in a SystemC model.
 - (2) Specify the label in (1) as an argument of the CtoS pipeline command.
 - (3) Specify the assignment operation on sc_out and sc_signal to be bound to the last stage of the pipeline.
 - It can be specified by using a CtoS command or adding a label to the SystemC model.
 - In this exercise, specify it using a CtoS command.



■ SSGEN can generate a sequence (from (1) to (3) above) for pipelining a while(1) loop of SC_CTHREAD by using the -pipe option for the cthread command.



- Specify an output port name in -expand_before.
 - Specify the output port name for which assignment operation is to be bound to the last stage of the pipeline.
 - If there are multiple ports for which assignment operation is to be bound to the final stage, only specify the one for which assignment operation is performed first in the pipeline loop of the SystemC model.

```
# input_delay

...

Select out1, for which assignment operation is performed in the pipeline loop.

(This binds all the code following out1.write(x) to the last stage.)

# pipeline
set LATENCY_THREAD_MAIN 3
set EXPAND_BEFORE_NET out1
pipeline_loop -init_interval 1 \( \frac{1}{2} \)

-min_lat_interval 2 \( \frac{1}{2} \)

-max_lat_interval \( \frac{1}{2} \)

-expand_before [find -net \( \frac{1}{2} \)

$\frac{1}{2} \]

$\frac{1}{2} \]

$\frac{1}{2} \]

# synthesis
...
```

Use CtoS to generate an RTL description from a SystemC model.

Exercise directory: synthesis/ex3

Exercise 3-1. Generating a behavioral synthesis script.

Generate a CtoS script.

Exercise 3-2. Preparing for pipeline synthesis.

Add a label to the SystemC model and modify commands for pipeline synthesis.

Exercise 3-3. Behavioral synthesis part 1.

Execute CtoS.

Exercise 3-4. Modifying behavioral synthesis constraints.

Modify constraints on the operating frequency.

Exercise 3-5. Behavioral synthesis part 2.

Execute CtoS.



- Exercise 3-1. Generating a behavioral synthesis script
 - Use SSGEN to generate a behavioral synthesis script.
 - Move to the exercise directory.

```
%> cd synthesis/ex3
```

- Copy data of exercise 1.
 - Copy the SSGEN input file and SystemC descriptions of exercise 1.

```
%> cp ../ex1/dut.in .
```

%> cp -r ../ex1/src .

- Modify dut.in for use in pipeline synthesis (*).
 - To generate a CtoS pipeline synthesis command, dut.in needs to be modified as shown below:

```
cthread thread_main -reset_header
```



cthread thread_main -reset_header_-pipe

Add this.

- Execute SSGEN.
 - After SSGEN is executed as shown below, only scripts for behavioral synthesis are generated.

```
%> ssgen.pl -in dut.in -subdir -only_script -ctos
```

The following files are generated.

```
CtoS script (behavioral synthesis constraints)
ctos/ctos dut.tcl
                                                                   (*) Use the -pipe option in advance
ctos/run ctos dut.sh
                             CtoS execution script
                                                                   for designs for which pipeline
                                                                   synthesis is to be used.
```



- Exercise 3-2. Preparing for pipeline synthesis (1/2)
 - Add a label for pipeline synthesis to src/dut.cpp (*).

```
dut.cpp
```

```
#include "dut.h"

void dut::thread_main() {
  reset_thread_main();
  wait();
  while (1) {
    ...
    out_data.write( out );
    wait();
  }
}
```



```
#include "dut.h"

void dut::thread_main() {
  reset_thread_main();
  wait();
  CtoS_MAIN_LOOP:
    while (1) {
        ...
        out_data.write( out );
        wait();
    }
}
```

(*) Required in this exercise because data of the modeling exercise is reused. If SSGEN is executed in advance with the intention of pipeline synthesis, SSGEN will automatically generate a label.



- Exercise 3-2. Preparing for pipeline synthesis (2/E)
 - Specify the name of the output port for which assignment operation is to be bound to the last stage.

```
ctos dut.tcl
# pipeline
set LATENCY THREAD MAIN 3
set EXPAND_BEFORE_NET # specify net name here
pipeline_loop -init_interval 1 ¥
 -min lat interval 2 ¥
 -max lat interval ${LATENCY THREAD MAIN} ¥
 -expand_before [find -net $EXPAND_BEFORE_NET] ¥
${BEHAVIOR}/${NAME}_main_th/nodes/CtoS_MAIN_LOOP_while_begin
# pipeline
                                           Binds the assignment operation on the output
set LATENCY THREAD MAIN 3
                                            port out_data to the last stage of the pipeline.
set EXPAND BEFORE NET out data
pipeline_loop -init_interval 1 ¥
 -min lat interval 2 ¥
 -max lat interval ${LATENCY THREAD MAIN} ¥
 -expand_before [find -net $EXPAND_BEFORE_NET] ¥
${BEHAVIOR}/${NAME} main th/nodes/CtoS MAIN LOOP while begin
```


- Exercise 3-3. Behavioral synthesis part 1 (1/2)
 - Execute CtoS.
 - Execute CtoS.

%> cd ctos

%> run_ctos_dut.sh

- Make sure that dut.v is generated and that there are no errors in ctos_dut.log.
- If there is an error in ctos_dut.log, an RTL description may not have been generated. In this case, contact hld_support_m@lm.renesas.com.
- 2. Check the results of pipeline synthesis.
 - The results of pipeline synthesis is output to reports_dut/report_schedule.log.

- Exercise 3-3. Behavioral synthesis part 1 (2/E)
 - The results of pipeline synthesis (through the use of the SystemC model in modeling/.answer/ex2 in exercise 1.)



37

- Exercise 3-4. Modifying behavioral synthesis constraints.
 - Modify the operating frequency constraint to generate a differently structured pipeline.
 - For example, change it to 3300 ps.
 - ➤ Refer to the section "Checking a Behavioral Synthesis Script Generated by SSGEN" in this document to check where the operating frequency is specified in the CtoS script.

- Exercise 3-5. Behavioral synthesis part 2 (1/2)
 - Execute CtoS.
 - Save the report in exercise 3-3.
 mv reports_dut reports_dut.5000
 - 2. Execute CtoS.

%> run_ctos_dut.sh

- Make sure that dut.v is generated and that there are no errors in ctos_dut.log.
- If there is an error in ctos_dut.log, an RTL description may not have been generated. In this case, contact hld_support_m@lm.renesas.com.
- 3. Check the results of pipeline synthesis.
 - The results of pipeline synthesis are output in reports_dut/report_schedule.log.

39

Exercise 3-5. Behavioral synthesis part 2 (2/E)

The results of pipeline synthesis (through the use of the SystemC model)

```
modeling/.answer/ex2 in exercise 1)
report schedule.log
                         Stage
                                     Operation
CtoS MAIN LOOP while begin
                                  read dut in dO ln15
CtoS_MAIN_LOOP_while_begin
                                  read_dut_in_d1_ln16
CtoS_MAIN_LOOP_while_begin
                                  read_dut_in_op_ln18
CtoS_MAIN_LOOP_while_begin
                                  read_dut_pre_d0_ln38
CtoS_MAIN_LOOP_while_begin
                                  read_dut_pre_d1_ln42
CtoS_MAIN_LOOP_while_begin
                                  switch_ln18
                                  gt_ln20
CtoS_MAIN_LOOP_while_begin
CtoS_MAIN_LOOP_while_begin
                                  add_ln26
CtoS_MAIN_LOOP_while_begin
                                  if ln20
CtoS_MAIN_LOOP_while_begin
                                  mux_out_ln20
                                  if CtoS_MAIN_LOOP_while_begin_stage3_
CtoS_MAIN_LOOP_while_begin
CtoS MAIN LOOP while begin
                                  mux_out_ln18
CtoS_MAIN_LOOP_while_begin
                                  gt_ln50
                                  if_ln50
CtoS_MAIN_LOOP_while_begin
                                  mux_out_ln50
CtoS MAIN LOOP while begin
CtoS_MAIN_LOOP_while_begin
                                  mul ln30
CtoS_MAIN_LOOP_while_begin
                                  write_dut_out_data_ln56
CtoS_MAIN_LOOP_while_begin
                                 Twrite_dut_pre_dv_ln53
CtoS_MAIN_LOOP_while_begin
                                  write_dut_pre_d1_ln54
                                         Operations other than those
                                          for assignment of out_data
                                          are also scheduled in Stage
                                          2 and Stage 3.
```

```
void dut::thread main() {
  reset thread main();
                        Synthesis through 3-
  wait():
                         stage pipeline
CtoS MAIN LOOP:
while (1) {
    switch (in op.read()) {
                                    Stage 1
    case 2:
       out = d0 * d1;
                                     Stage 2
       break:
                                    Stage 1
    if (out > 0xFF00)
                                    Stage 3
       out = 0xFF00:
    pre d0.write( d0 );
                                     Stage 1
    pre_d1.write( d1 );
    out_data.write( out );
                                     Stage 3
    wait();
```

Exercise 4: Equivalence Check (Pipeline Synthesis)

Use SLEC to verify the equivalence between a SystemC model and an RTL description.

Exercise directory: synthesis/ex4

Exercise 4-1. Generating an equivalence check script

Generate a SLEC script.

Exercise 4-2. Verifying equivalence

Execute SLEC.

Exercise 4: Equivalence Check (Pipeline Synthesis)

- Exercise 4-1. Generating an equivalence check script
 - Use SSGEN to generate an equivalence check script.
 - 1. Move to the exercise directory.

%> cd synthesis/ex4

2. Copy data of exercise 3.

Copy the SSGEN input file, SystemC descriptions, and CtoS directory of exercise 3.

```
%> cp ../ex3/dut.in .
```

%> cp -r ../ex3/src .

%> cp -r ../ex3/ctos .

3. Execute SSGEN.

 After SSGEN is executed as shown below, only scripts for equivalence check are generated.

%> ssgen.pl -in dut.in -subdir -only_script -slec The following files are generated:

```
slec/run_slec_dut_eq.sh
slec/slec_dut_sc.tcl
slec/run_slec_dut_sc.sh
```

slec/run_slec_dut_eq.sh | Equivalence check execution script.


SystemC verification script (not used in this exercise).

Exercise 4: Equivalence Check (Pipeline Synthesis)

- Exercise 4-2. Equivalence check
 - Execute SLEC.
 - 1. Execute SLEC.

```
%> cd slec
%> run_slec_dut_eq.sh
slec_dut_eq.log is output.
```

- 2. Check the results of verification.
 - Check that all the items other than Proven show "0" at the end of slec_dut_eq.log.



• If there is any difference (if Falsified is not "0"), contact hld_support_m@lm.renesas.com.



Summary

- You have learned the following in the high-level design synthesis exercise.
 - Behavioral synthesis
 - Cycle accurate synthesis
 - Pipeline synthesis
 - Equivalence check

Please take advantage of high-level design. For questions, contact

hld_support_m@lm.renesas.com.




Answers to Exercises

Answers are stored on the following path in exercise data.
If you cannot find an answer on your own, use them as a reference.

synthesis/.answer/ex*

- QoR tuning flow with CtoS
 - QoR here means the quality of design such as areas or delays resulting from logic synthesis.
 - ➤ Although CtoS makes a report on areas and timings, the report should be used as reference. For example, even if an area report of CtoS shows a large decrease in areas, a logic synthesis report may show few changes (the opposite case is also possible).
 - If the desired results are not achieved from (1) to (4), modify the SystemC model in (5).
 - Following each of the steps does not always improve QoR. Make a comparison between before and after each step, and select the best results.
 - The following assume that settings are changed based on a script generated by SSGEN.





- QoR tuning flow with CtoS
 - (1) Changing scheduling setting (1/2)
 - Changing the operating frequency constraint

set PERIOD 5100

Change the operating frequency constraint for CtoS. If the operating frequency constraint for logic synthesis is 5000 ps, for example, change it in increments of 100 ps in the range from 4500 to 5500 ps each time generating an RTL description, and select the RTL that produces the best results of logic synthesis.

Setting up input delay

set INPUT DELAY 100

Set up input delay. For example, equalize the input delay in behavioral synthesis with that given as a logic synthesis constraint.

Using the useBirthday option for the schedule command.

schedule -useBirthday

Option to restrict operation retiming. The results of scheduling are achieved as described in the SystemC model.



- QoR tuning flow with CtoS
 - (1) Changing scheduling setting (2/E)
 - Changing the speed grade of operation units.

set_attr default_speed_grade 50 [get_design] (50 for example)

Change the speed grade of operation units. For scheduling, 100 and 0 are assumed for high-speed and low-speed operation units, respectively. The default is 100.

- QoR tuning flow with CtoS
 - (2) Changing inline function setting.
 - Functions which are allowed to be non-inlined in behavioral synthesis are non-inlined all at once.

```
inline calls
```

Delete the option "-all" from the SSGEN-generated script. Combinational functions where there is no assignment or reference to ports or signals are non-inlined.

Specify non-inline functions individually.

```
set func_list [Is $BEHAVIOR]
foreach a $func_list {
    if { $a == "func0" || $a == "func1" } {
        puts "not inline $a"
    } else {
        puts "inline $a"
        inline ${BEHAVIOR} /$a
    }
}
```

Combinational or sequential functions which are specified, for example, as above descriptions are non-inlined.



- QoR tuning flow with CtoS
 - (3) Restricting resource sharing.
 - ➤ Adding a setting to fully restrict resource sharing.

```
set_attr enable_resource_sharing false [get_design]
```

Option to prevent timing violation due to resource sharing or to prevent an increase in areas due to an increase in delays.

50

- QoR tuning flow with CtoS
 - (4) Changing register binding setting.
 - Using options for the allocate_registers command.

```
allocate_registers -min regs
```

Minimizes the number of register bits.

allocate_registers -min muxes

Minimizes the number of MUX bits.

allocate_registers -min regs_and_muxes

Minimizes the total number of register and MUX bits.

allocate_registers -min share

Restricts register sharing more severely than -min muxes.



- QoR tuning flow with CtoS
 - (5) Modifying the SystemC model.
 - For know-how about modifying a SystemC model, refer to the following:
 - High-level Design SystemC coding style guide
 http://livelink.renesas.com/Livelink/livelink.exe/open/40076986
 - CtoS Know-how

```
[REL EDA Tools Information] -> [High-Level Design] -> [C2Silicon] -> [FAQ/Know-how]
```



Renesas Electronics Corporation

Revision History

	Date of Issue	Description of Revision	Approved by	Checked by	Created by
Rev.1.0	Feb. 3, 2014	Newly created	SIDA Asano Feb.3, 2014	-	SIDA Imamura Feb. 3, 2014