

# Lecture 10a: Digital Signal Processors: A TI Architectural History

Collated by: Professor Kurt Keutzer Computer Science 252, Spring 2000 With contributions from:


Dr. Brock Barton, Clark Hise TI;

Dr. Surendar S. Magar, Berkeley Concept Research Corporation





#### DSP ARCHITECTURE EVOLUTION





# DSP ARCHITECTURE Enabling Technologies

Time Frame	<b>Approach</b>	<b>Primary Application</b>	<b>Enabling Technologies</b>
Early 1970's •	Discrete logic	<ul><li>Non-real time processing</li><li>Simulation</li></ul>	<ul><li>Bipolar SSI, MSI</li><li>FFT algorithm</li></ul>
Late 1970's •	Building block	<ul><li>Simulation</li><li>Military radars</li><li>Digital Comm.</li></ul>	<ul><li>Single chip bipolar multiplier</li><li>Flash A/D</li></ul>
Early 1980's •	Single Chip DSP μP	<ul><li>Telecom</li><li>Control</li></ul>	<ul><li>µP architectures</li><li>NMOS/CMOS</li></ul>
Late 1980's •	Function/Application specific chips	<ul><li>Computers</li><li>Communication</li></ul>	<ul><li> Vector processing</li><li> Parallel processing</li></ul>
Early 1990's •	Multiprocessing	• Video/Image Processing	<ul><li>Advanced multiprocessing</li><li>VLIW, MIMD, etc.</li></ul>
Late 1990's •	Single-chip multiprocessing	<ul><li>Wireless telephony</li><li>Internet related</li></ul>	<ul><li>Low power single-chip DSP</li><li>Multiprocessing</li></ul>





# Texas Instruments TMS320 Family Multiple DSP μP Generations

	First Sample	Bit Size	Clock speed (MHz)	Instruction Throughput	MAC execution (ns)	MOPS	Device density (# of transistors)
Uniprocessor Based (Harvard Architecture) TMS32010	1982	16 integer	20	5 MIPS	400	5	58,000 (3μ)
TMS320C25	1985	16 integer	40	10 MIPS	100	20	160,000 (2µ)
TMS320C30	1988	32 flt.pt.	33	17 MIPS	60	33	695,000 (1µ)
TMS320C50	1991	16 integer	57	29 MIPS	35	60	1,000,000 (0.5μ)
TMS320C2XXX	1995	16 integer		40 MIPS	25	80	
Multiprocessor							
Based TMS320C80	1996	32 integer/flt.				2 GOPS	MIMD
TMS320C62XX	1997	16 integer		1600 MIPS	5	120 MFLOP 20 GOPS	VLIW
TMS310C67XX	1997	32 flt. pt.			5	1 GFLOP	VLIW





# First Generation DSP µP Case Study TMS32010 (Texas Instruments) - 1982


#### **Features**

- ◆ 200 ns instruction cycle (5 MIPS)
- ◆ 144 words (16 bit) on-chip data RAM
- ◆ 1.5K words (16 bit) on-chip program ROM TMS32010
- External program memory expansion to a total of 4K words at full speed
- 16-bit instruction/data word
- single cycle 32-bit ALU/accumulator
- ◆ Single cycle 16 x 16-bit multiply in 200 ns
- ◆ Two cycle MAC (5 MOPS)
- ◆ Zero to 15-bit barrel shifter
- Eight input and eight output channels






#### **TMS32010 BLOCK DIAGRAM**








#### TMS32010 Program Memory Maps





# Digital FIR Filter Implementation (Uniprocessor-Circular Buffer)






# TMS32010 FIR FILTER PROGRAM Indirect Addressing (Smaller Program Space)

```
Y(n) = x[n-(N-1)] \cdot h(N-1) + x[n-(N-2)] \cdot h(N-2) + ... + x(n) \cdot h(0)
* THIS SECTION OF CODE IMPLEMENTS THE EQUTION:
* x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n) *
        LARP ARO
                         * AUXILIARY REGISTER POINTER SET TO ARO *
        IN XN,PA2
                         * PULL IN NEW INPUT FROM PORT PAG *
NXTPT
        LARK ARO, XNNNM1 * ARO POINTS TO X(n-(N-1)) *
        LARK ARI, HNM1 * ARI POINTS TO H(N-1) *
        ZAC
                         * ZERO THE ACCUMULATOR *
        LT *-,AR1
                         * x(n-(N-1))h(N-1) *
        MPY *-,ARO
LOOP
        LTD *,AR1
                         * x(n-(N-1))h(N-1)+x(n-(N-2))h(N-2)+...+x(n)h(0)=y(n)*
        MPY *-,ARO
        BANZ LOOP
                         * IF ARO DOES NOT EQUAL ZERO,
                         * THEN DECREMENT ARO AND BRANCH TO LOOP *
                         * ADD THE P REGISTER TO THE ACCUMULATOR *
        APAC
                         * STORE THE RESULT IN YN *
        SACH YN.1
                         * OUTPUT THE RESPONSE TO PORT PAL *
        OUT YN, PA2
                         * GO GET THE NEXT INPUT POINT *
        B NXTPT
```



# TMS320C203/LC203 BLOCK DIAGRAM DSP Core Approach - 1995





# Third Generation DSP $\mu P$ Case Study TMS320C30 - 1988

#### TMS320C30 Key Features

- ◆ 60 ns single-cycle instruction execution time
  - 33.3 MFLOPS (million floating-point operations per second)
  - 16.7 MIPS (million instructions per second)
- ◆ One 4K x 32-bit single-cycle dual-access on-chip ROM block
- ◆ Two 1K x 32-bit single-cycle dual-access on-chip RAM blocks
- 64 x 32-bit instruction cache
- ◆ 32-bit instruction and data words, 24-bit addresses
- 40/32-bit floating-point/integer multiplier and ALU
- 32-bit barrel shifter





# Third Generation DSP $\mu P$ Case Study TMS320C30 - 1988


#### TMS320C30 Key Features (cont.)

- Eight extended precision registers (accumulators)
- Two address generators with eight auxiliary registers and two auxiliary register arithmetic units
- On-chip direct memory Access (DMA) controller for concurrent I/O and CPU operation
- Parallel ALU and multiplier instructions
- ◆ Block repeat capability
- Interlocked instructions for multiprocessing support
- ◆ Two serial ports to support 8/16/32-bit transfers
- Two 32-bit timers
- 1 μ CDMOS Process






#### TMS320C30 BLOCK DIAGRAM






#### TMS320C3x CPU BLOCK DIAGRAM





#### TMS320C3x MEMORY BLOCK DIAGRAM





#### TMS320C30 Memory Organization

Oh	Interrupt locations		
	& reserved (192)		
BFh	external STRB active		
COh	External		
7FFFFFh	STRB Active		
800000h			
004 EEE	Expansion BUS MSTRB		
801FFFh	Active (8K)		
802000h	Reserved		
803FFFh	(8K)		
804000h	Expansion Bus		
0055551	IOSTRB Active (8K)		
805FFFh	TOSTRO Retive (OK)		
806000h	Reserved		
807FFFH	(8K)		
80800h	Davinhaval Dug Mamany Mannad		
00000	Peripheral Bus Memory Mapped		
8097FFh	Registers (Internal) (6K)		
809800h	RAM Block 0 (1K)		
809BFFh	(Internal)		
809C00h			
OUTCOOL	RAM Block 1 (1K)		
809FFFh	(Internal)		
80A00h			
0FFFFFFh	External STRB Active		

Oh	Interrupt locations
BFh	& reserved (192)
COh 0FFFh 1000h 7FFFFFh 800000h 801FFFh 802000h	ROM (Internal)
	Expansion BUS MSTRB Active (8K)
	Reserved (8K)
803FFFh	Expansion Bus
804000h	IOSTRB Active (8K)
805FFFh	Reserved
806000h	(8K)
807FFFH	Peripheral Bus Memory Mapped
80800h	Registers (Internal) (6K)
8097FFh	RAM Block 0 (1K)
809800h	(Internal)
809BFFh	RAM Block 1 (1K)
809C00h	(Internal)
809FFFh 80A00h )FFFFFFh	External STRB Active



#### TMS320C30 FIR FILTER PROGRAM

```
Y(n) = x[n-(N-1)] \cdot h(N-1) + x[n-(N-2)] \cdot h(N-2) + ... + x(n) \cdot h(0)
TOP
       LDF
               IN,R3
                                  ; Read input sample.
       STF
               R3,*AR1++%
                                  ;Store with other samples,
                                  ; and point to top of buffer.
       LDF
               0,R0
                                  ; Initialize R0.
                                  ;Initialize R2.
       LDF
               0,R2
*
       Filter
*
       RPTS N-1
                                  ; Repeat next instruction.
       MPYF3 *AR0++%, *AR1++%, R0
       ADDF3 R0,R2,R2
                                  ; Multiply and accumulate.
                                  ;Last product accumulated.
               R0,R2
       ADDF
       STF
               R2,Y
                                  ; Save result.
       В
               TOP
                                  ;Repeat.
```




### **'C54x Architecture**





## TMS320C54x Internal Block Diagram





### **Architecture optimized for DSP**


#### #1: CPU designed for efficient DSP processing

- MAC unit, 2 Accumulators, Additional Adder, Barrel Shifter
- #2: Multiple busses for efficient data and program flow
  - Four busses and large on-chip memory that result in sustained performance near peak
- #3: Highly tuned instruction set for powerful DSP computing
  - Sophisticated instructions that execute in fewer cycles, with less code and low power demands






# Key #1: DSP engine






### Key #1: MAC Unit






### Key #1: Accumulators + Adder






### Key #1: Barrel shifter





### Key #1: Temporary register





# Key #2: Efficient data/program flow

#### **#1: CPU designed for efficient DSP processing**

MAC unit, 2 Accumulators, Additional Adder, Barrel Shifter

# #2: Multiple busses for efficient data and program flow

■ Four busses and large on-chip memory that result in sustained performance near peak

# #3: Highly tuned instruction set for powerful DSP computing


Sophisticated instructions that execute in fewer cycles, with less code and low power demands





### Key #2: Multiple busses

MAC \*AR2+, \*AR3+, A





### **Key #2: Pipeline**

#### Prefetch Fetch Decode Access Read Execute

P

F

D

Α


R

Ε

- ◆ Prefetch: Calculate address of instruction
- **♦** Fetch: Collect instruction
- Decode: Interpret instruction
- Access: Collect address of operand
- **♦** Read: Collect operand
- **♦** Execute: Perform operation




### Key #2: Bus usage





### Key #2: Pipeline performance





**Fully loaded pipeline** 



### Key #3: Powerful instructions

#### #1: CPU designed for efficient DSP processing

MAC Unit, 2 Accumulators, Additional Adder, Barrel Shifter

# #2: Multiple busses for efficient data and program flow

 Four busses and large on-chip memory that result in sustained performance near peak

# #3: Highly tuned instruction set for powerful DSP computing

 Sophisticated instructions that execute in fewer cycles, with less code and low power demands





### Key #3: Advanced applications

Symmetric FIR filter FIRS

Adaptive filtering LMS

Polynomial evaluation **POLY** 

Code book search STRCD

SACCD

**SRCCD** 

Viterbi **DADST** 

**DSADT** 

**CMPS** 






# **C62x Architecture**





#### TMS320C6201 Revision 2





# C6201 Internal Memory Architecture

- Separate Internal Program and Data Spaces
- Program
  - 16K 32-bit instructions (2K Fetch Packets)
  - 256-bit Fetch Width
  - Configurable as either
    - Direct Mapped Cache, Memory Mapped Program Memory
- ◆ Data
  - 32K x 16
  - Single Ported Accessible by Both CPU Data Buses
  - 4 x 8K 16-bit Banks
    - 2 Possible Simultaneous Memory Accesses (4 Banks)
    - 4-Way Interleave, Banks and Interleave Minimize Access Conflicts




- C62x Interrupts
  12 Maskable Interrupts, Non-Maskable Interrupt (NMI)
- Interrupt Return Pointers (IRP, NRP)
- Fast Interrupt Handing
  - **Branches Directly to 8-Instruction Service Fetch Packet**
  - Can Branch out with no overhead for longer service
  - 7 Cycle Overhead: Time When No Code is Running
  - 12 Cycle Latency: Interrupt Response Time
- Interrupt Acknowledge (IACK) and Number (INUM) Signals
- **Branch Delay Slots Protected From Interrupts**
- **Edge Triggered**





#### **C62x Datapaths**



- Cross Paths
- 40-bit Write Paths (8 MSBs)
- 40-bit Read Paths/Store Paths






#### **Functional Units**

- **♦** L-Unit (L1, L2)
  - 40-bit Integer ALU, Comparisons
  - **■** Bit Counting, Normalization
- **♦** S-Unit (S1, S2)
  - 32-bit ALU, 40-bit Shifter
  - **■** Bitfield Operations, Branching
- **♦** M-Unit (M1, M2)
  - 16 x 16 -> 32
- ◆ D-Unit (D1, D2)
  - 32-bit Add/Subtract
  - Address Calculations





### **C62x Datapaths**






### C62x Instruction Packing Instruction Packing Advanced VLIW

### Example 1 A B C D E F G H

ABCDEFGH

**Example 2** 




- **◆** Fetch Packet
  - CPU fetches 8 instructions/cycle
- **◆** Execute Packet
  - CPU executes 1 to 8 instructions/cycle
  - Fetch packets can contain multiple execute packets
- ◆ Parallelism determined at compile / assembly time
- **♦** Examples
  - 1) 8 parallel instructions
  - 2) 8 serial instructions
  - 3) Mixed Serial/Parallel Groups
    - + A // B
    - + C
    - + D
    - + E // F // G // H
- **♦** Reduces Codesize, Number of Program Fetches, Power Consumption





# C62x Pipeline Operation Pipeline Phases



- **♦** Decode
- ♦ Single-Cycle Throughput Instruction Dispatch
- ◆Operate in Lock step Instruction Decode
- **♦**Fetch **♦** Execute
  - PG Program Adebres SEGeocentate through Execute 5
  - PS Program Address Send
  - PW Program Access Ready Wait
  - PR Program Fetch Packet Receive


Execute Packet 1 PG	PS	PW	PR	DP	DC	E1	<b>E2</b>	<b>E3</b>	<b>E4</b>	<b>E5</b>						
Execute Packet 2	PG	PS	PW	PR	DP	DC	<b>E</b> 1	<b>E2</b>	<b>E3</b>	E4	<b>E5</b>					
Execute Pac	ket 3	PG	PS	PW	PR	DP	DC	<b>E</b> 1	E2	<b>E3</b>	<b>E4</b>	<b>E5</b>				
Execute	Pack	et 4	PG	PS	PW	PR	DP	DC	E1	<b>E2</b>	<b>E3</b>	<b>E4</b>	<b>E5</b>			
Exe	cute	Pack	et 5	PG	PS	PW	PR	DP	DC	E1	E2	<b>E3</b>	<b>E4</b>	<b>E5</b>		
	Exec	cute l	Pack	et 6	PG	PS	PW	PR	DP	DC	E1	<b>E2</b>	<b>E3</b>	<b>E4</b>	<b>E5</b>	
Execute Packet 7					PG	PS	PW	PR	DP	DC	E1	E2	<b>E3</b>	<b>E4</b>	<b>E5</b>	





# C62x Pipeline Operation Delay Slots

- ◆ Delay Slots: number of extra cycles until result is:
  - written to register file
  - available for use by a subsequent instructions
  - Multi-cycle NOP instruction can fill delay slots while minimizing codesize impact





## C6000 Pipeline Operation Benefits

- **♦** Cycle Time
  - Allows 6 ns cycle time on 67x
  - Allows 5 ns cycle time & single cycle execution on C62x
- ◆ Parallelism
  - 8 new instructions can always be dispatched every cycle
- High Performance Internal Memory Access
  - Pipelined Program and Data Accesses
  - Two 32-bit Data Accesses/Cycle (C62x)
  - Two 64-bit Data Accesses/Cycle (C67x)
  - 256-bit Program Access/Cycle
- Good Compiler Target
  - Visible: No Variable-Length Pipeline Flow
  - Deterministic: Order and Time of Execution
  - Orthogonal: Independent Instructions





## C6000 Instruction Set Features Conditional Instructions

- All Instructions can be Conditional
  - A1, A2, B0, B1, B2 can be used as Conditions
  - Based on Zero or Non-Zero Value
  - Compare Instructions can allow other Conditions (<, >, etc)
- Reduces Branching
- ◆ Increases Parallelism





## C6000 Instruction Set Addressing Features

- Load-Store Architecture
- **♦** Two Addressing Units (D1, D2)
- Orthogonal
  - Any Register can be used for Addressing or Indexing
- Signed/Unsigned Byte, Half-Word, Word, Double-Word Addressable
  - Indexes are Scaled by Type
- Register or 5-Bit Unsigned Constant Index





## C6000 Instruction Set Addressing Features

Indirect Addressing Modes

```
■ Pre-Increment *++R[index]
```

◆ 15-bit Positive/Negative Constant Offset from Either B14 or B15





## C6000 Instruction Set Addressing Features

- Circular Addressing
  - Fast and Low Cost: Power of 2 Sizes and Alignment
  - Up to 8 Different Pointers/Buffers, Up to 2 Different Buffer Sizes
- Dual Endian Support






### **C67x Architecture**





### TMS320C6701 DSP Block Diagram





### TMS320C6701 Advanced VLIW CPU (VelociTI™)

- ◆ 1 GFLOPS @ 167 MHz
  - 6-ns cycle time
  - 6 x 32-bit floating-point instructions/cycle
- Load store architecture
- **♦** 3.3-V I/Os, 1.8-V internal
- Single- and double-precision IEEE floating-point
- Dual data paths
  - 6 floating-point units / 8 x 32-bit instructions






### TMS320C6701 Memory /Peripherals

- ◆ Same as 'C6201
- **♦** External interface supports
  - SDRAM, SRAM, SBSRAM
- **♦** 4-channel bootloading DMA
- **♦** 16-bit host port interface
- 1Mbit on-chip SRAM
- ◆ 2 multichannel buffered serial ports (T1/E1)
- Pin compatible with 'C6201





#### TMS320C67x CPU Core





#### C67x Interrupts

- **♦** 12 Maskable Interrupts
- Non-Maskable Interrupt (NMI)
- Interrupt Return Pointers (IRP, NRP)
- Fast Interrupt Handling
  - Branches Directly to 8-Instruction Service Fetch Packet
  - 7 Cycle Overhead: Time When No Code is Running
  - 12 Cycle Latency : Interrupt Response Time
- Interrupt Acknowledge (IACK) and Number (INUM) Signals
- Branch Delay Slots Protected From Interrupts
- Edge Triggered





#### **C67x New Instructions**

.L Unit

Floating Point Arithmetic Unit **ADDSP ADDDP SUBSP SUBDP INTSP INTDP SPINT DPINT SPTRUNC DPTRUNC DPSP** 

.M Unit

**MPYSP MPYDP** Floating Point Multiply **MPYI MPYID** MPY24 MPY24H .S Unit

nit **ABSSP ABSDP CMPGTSP CMPEQSP CMPLTSP CMPGTDP** Point **CMPEQDP RCPSP** Floating **RCPDP RSQRSP RSQRDP SPDP** 




#### C67x Datapaths

- 2 Data Paths
- **8 Functional Units** 

  - Orthogonal/Independent 2 Floating Point Multipliers 2 Floating Point Arithmetic

  - 2 Floating Point Auxiliary
- Control
  - Independent
  - Up to 8 32-bit Instructions
- Registers
  - 2 Files
  - 32, 32-bit registers total
- Cross paths (1X, 2X)

- L-Unit (L1, L2)
  - Floating-Point, 40-bit Integer ALU
  - **Bit Counting, Normalization**
- S-Unit (S1, S2)
  - **Floating Point Auxiliary Unit**
  - 32-bit ALU/40-bit shifter
  - **Bitfield Operations, Branching**
- M-Unit (M1, M2)
  - Multiplier: Integer & Floating-Point
- **D-Unit (D1, D2)** 
  - 32-bit add/subtract Addr Calculations






### C67x Instruction Packing Instruction Packing Enhanced VLIW

**Example 1** 

#### A B C D E F G H

A B C D E F G H


Example 2



- **♦** Fetch Packet
  - CPU fetches 8 instructions/cycle
- **♦** Execute Packet
  - CPU executes 1 to 8 instructions/cycle
  - Fetch packets can contain multiple execute packets
- Parallelism determined at compile/assembly time
- **♦** Examples
  - 1) 8 parallel instructions
  - 2) 8 serial instructions
  - 3) Mixed Serial/Parallel Groups
    - A // B
    - + C
    - D
    - E // F // G // H
- Reduces
  - Codesize
  - Number of Program Fetches
  - **■** Power Consumption



# C67x Pipeline Operation Pipeline Phases



- **♦**Operate in Lock Step
- **♦**Fetch
  - PG Program Address Generate
  - PS Program Address Send
  - PW Program Access Ready Wait
  - PR Program Fetch Packet Receive

- **♦** Decode
  - DP Instruction Dispatch■ DC Instruction Decode
- **◆** Execute
  - E1 E5 Execute 1 through Execute 5
  - E6 E10 Double Precision Only

Execute Packet 1	PG	PS	PW	PR	DP	DC	E1	E2	<b>E3</b>	E4	<b>E5</b>	<b>E6</b>	E7	E8	<b>E9</b>	E10		_				
<b>Execute Packet</b>	2	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	<b>E5</b>	<b>E6</b>	E7	E8	E9	E10					
Execute Pa	cket	t 3	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	E5	<b>E6</b>	E7	E8	<b>E9</b>	E10		_		
Execute	Pa	cket	<b>4</b>	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	<b>E5</b>	<b>E6</b>	E7	E8	E9	E10		_	
Exec	cute	Pac	cket	5	PG	PS	PW	PR	DP	DC	E1	<b>E2</b>	E3	E4	E5	<b>E6</b>	<b>E</b> 7	E8	<b>E</b> 9	E10		
	Exe	cute	Pac	cket	6	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	<b>E5</b>	<b>E6</b>	E7	E8	E9	E10	
_	1	Exe	cute	Pa	cket	7	PG	PS	PW	PR	DP	DC	E1	E2	E3	E4	<b>E5</b>	<b>E6</b>	E7	E8	E9	E10






# C67x Pipeline Operation Delay Slots

Delay Slots: number of extra cycles until result is:

- written to register file
- available for use by a subsequent instructions
- Multi-cycle NOP instruction can fill delay slots while minimizing codesize impact







#### 'C67x and 'C62x Commonality

- ◆ Driving commonality ( ) between 'C67x & 'C62x shortens 'C67x design time.
- ♦ Maintaining symmetry between datapaths shortens the 'C67x design time.

'C62x CPU

'C67x CPU

M-Unit 1 Multiplier Unit		M-Unit 2 Multiplier Unit					
D-Unit 1 Data Load/ Store	Control Registers Emulation	D-Unit 2 Data Load/ Store					
S-Unit 1 Auxiliary Logic Unit		S-Unit 2 Auxiliary Logic Unit					
L-Unit 1 Arithmetic Logic Unit		L-Unit 2 Arithmetic Logic Unit					
Register file	Decode	Register file					
Program Fetch & Dispatch							

M-Unit 1 Multiplier Unit with Floating Point		M-Unit 2 Multiplier Unit with Floating Point					
D-Unit 1 Data Load/ Store	Control Registers Emulation	D-Unit 2 Data Load/ Store					
S-Unit 1 Auxiliary Logic Unit with Floating Point		S-Unit 2 Auxiliary Logic Unit with Floating Point					
L-Unit 1 Arithmetic Logic Unit with Floating Point		L-Unit 2 Arithmetic Logic Unit with Floating Point					
Register file	Decode	Register file					
Program Fetch & Dispatch							





### TMS320C80 MIMD MULTIPROCESSOR Texas Instruments - 1996

