ĐẠI SỐ BOOLEAN

$0 + 0 = 0$ $\quad 0 \cdot 0 = 0$

$0 + 1 = 1$ $\quad 0 \cdot 1 = 0$

$1 + 0 = 1$ $\quad 1 \cdot 0 = 0$ $\quad \bar{0} = 1$

$1 + 1 = 1$ $\quad 1 \cdot 1 = 1$ $\quad \bar{1} = 0$

ĐỊNH LÝ DEMORGAN

$$\overline{A + B + C + \ldots} = \bar{A}.\bar{B}.\bar{C}....$$

$$\overline{A.B.C....} = \bar{A} + \bar{B} + \bar{C} + \ldots$$

Giao hoán $\quad A + B = B + A$

$A.B = B.A$

Phân phối $\quad (A + B).C = A.C + B.C$

$A + B.C = (A + B).(A + C)$

Kết hợp $\quad (A + B) + C = A + (B + C)$

$(A.B).C = A.(B.C)$

$A + 0 = A$ $\quad A.0 = 0$ $\quad \bar{\bar{A}} = A$

$A + 1 = 1$ $\quad A.1 = A$

$A + A = A$ $\quad A.A = A$

$A + \bar{A} = 1$ $\quad A.\bar{A} = 0$

Một số đẳng thức:

$A + AB = A$

$A(A + B) = A$

$AB + A\bar{B} = A$

$A + \bar{A}B = A + B$

$A(\bar{A} + B) = AB$

$(A + B)(A + \bar{B}) = A$

$(A + B)(A + C) = A + BC$

$AB + \bar{A}C + BC = AB + \bar{A}C$

$(A + B)(\bar{A} + C)(B + C) = (A + B) + (\bar{A} + C)$

BCD CODE

Decimal digit	*BCD (8421)*	*2421*	*Excess-3*	*Biquinary*	*1-out-of-10*
0	0000	0000	0011	0100001	1000000000
1	0001	0001	0100	0100010	0100000000
2	0010	0010	0101	0100100	0010000000
3	0011	0011	0110	0101000	0001000000
4	0100	0100	0111	0110000	0000100000
5	0101	1011	1000	1000001	0000010000
6	0110	1100	1001	1000010	0000001000
7	0111	1101	1010	1000100	0000000100
8	1000	1110	1011	1001000	0000000010
9	1001	1111	1100	1010000	0000000001
			Unused code words		
	1010	0101	0000	0000000	0000000000
	1011	0110	0001	0000001	0000000011
	1100	0111	0010	0000010	0000000101
	1101	1000	1101	0000011	0000000110
	1110	1001	1110	0000101	0000000111
	1111	1010	1111	...	...

85_{10} = 1000 0101 (BCD)

572_{10} = 0101 0111 0010 (BCD)

```
  0111  0101
+ 0011  0101
-----------
  1010  1010
 +0110 +0110
-----------
0001  0001  0000
  1     1     0
```

Both left and right BCD numbers are invalid. So we would add 6 to both the BCD numbers.

```
  75
+ 35
-----
 110
```

www.vlsifacts.com

BCD ADDER



ADDER

HALF ADDER



USING NAND, NOR





FULL ADDER


A B Ci | S Co
0 0 0 | 0 0
0 0 1 | 1 0
0 1 0 | 1 0
0 1 1 | 0 1
1 0 0 | 1 0
1 + 0=1 + 1=0 | 0 1
1 + 1=0 0 | 0 1
1 + 1=0 1 | 1 1
A B Ci ?? S Co
Full Adder
for S -
for Co -
Check boarel conf
S = A ⊕ B ⊕ Ci
decimal (r=10)
13 10
+06
1 3
S = A⊕B⊕⊕D


S = A⊕B⊕⊕D
Co = BCi + AB + ACi
Co = AB + Ci(A⊕B)
A
B
Ci
A⊕B
S = A⊕B⊕Ci
Co = AB + AB̄Ci + ĀBCi
= AB + Ci(AB̄ + ĀB)
= AB + Ci(A⊕B)


A
B
Ci
A⊕B
(A·B)
[(A⊕B)Ci]
S = A⊕B⊕Ci
[(A·B)·((A⊕B)·Ci)]
A·B + Ci(A⊕B)

FULL ADDER USING HALF ADDER



$A \cdot B + C_{in}(A \oplus B) = A \cdot B + C_{in}(AB' + A'B)$

$X + \overline{X}Y = X + Y$

$= A \cdot B + AB'C_{in} + A'BC_{in}$

$= A(B + B'C_{in}) + A'BC_{in}$

$= A(B + C_{in}) + A'BC_{in}$

$= A \cdot B + A \cdot C_{in} + A'BC_{in}$

$= A \cdot B + (A + A'B)C_{in}$

$= A \cdot B + (A + B)C_{in}$

$= A \cdot B + AC_{in} + BC_{in}$

2 BIT COMPARATOR



$\overline{A_1}$	A_0	$\overline{B_1}$	B_0	A<B	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			

SUBTRACTOR

HALF SUBTRACTOR



HS USING NAND



HA USING NOR



FULL SUBTRACTOR

A	B	C	D	B_0
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



FS USING NAND



MUX





8X1 MUX



2X1



4X1


m = log2 n
m = log2 4
= log2 2^2
log_a a = 1
m = 2 log2 2 1 = 2.1 = 2
Data input lines
I0
I1
I2
I3
E
4x1 MUX
Y (output)
S1 S0
Select lines
S1 S0 Y
0 0 I0
0 1 I1
1 0 I2
1 1 I3
Y = S̄1S̄0I0 + S̄1S0I1 + S1S̄0I2 + S1S0I3
S1
S0

DEMUX


Data input I
Enable
Y0
Y1
Yn
Yn-1
Outputs
Select inputs


1:2 DEMUX :
m = log2 2
m = 1
Select inputs
I
1:2 DEMUX
Y0
Y1
E
S0
E S0 Y0 Y1
0 0 0 0
0 1 0 0
1 0 I 0
1 1 0 I
Y0 = E S̄0 I
Y1 = E S0 I

ENCODER



PRIORITY ENCODER







DECIMAL TO BCD ENCODER



Input	Output D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1



OCTAL TO BINARY ENCODER

Input	B_2	B_1	B_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1



DECODER



2X4 DECODER



Inputs			Outputs			
EN	I1	I0	Y3	Y2	Y1	Y0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

COMBIANTIONAL LOGIC USING DECODER

Truth Table:-

$F_S =$

A	B	Cin	S	Co	
0	0	0	0	0	m_0
0	0	1	1	0	m_1
0	1	0	1	0	m_2
0	1	1	0	1	m_3
1	0	0	1	0	m_4
1	0	1	0	1	m_5
1	1	0	0	1	m_6
1	1	1	1	1	m_7

$F_S = \Sigma(m_1, m_2, m_4, m_7)$

$F_{Co} = \Sigma(m_3, m_5, m_6, m_7)$

m_0

m_1 1 ... 0 0 A

m_2 1 .... 0 0 B

m_3 1 .... 1 0 Cin

m_4

m_5

m_6

m_7



SR LATCH



NOR LATCH



S	R	Q	Q̄
0	0	Memory (as before)	
0	1	0	1
1	0	1	0
1	1	also not used	

NAND LATCH



S	R	Q $\bar{Q}$
0	0	Not used
0	1	1 0
1	0	0 1
1	1	Memory

FLIPFLOP

SR FF







D FF



Clk	D	Qn+1
0	x	Qn
1	0	0
1	1	1

Truth Table:-

Clk	D	Qn+1
0	x	Qn
1	0	0
1	1	1

Char. Table:-

Qn	D	Qn+1
0	0	0
0	1	1
1	0	0
1	1	1

Excitation Table:-

Qn	Qn+1	D
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$

JK



BEHAVIOUR OF MASTER SLAVER D FF



CLK	D	Qn+1
0	X	Qn
1	0	0
1	1	1

JK FF



CLK	S	R	Q_{n+1}
0	x	x	Q_n (memory)
1	0	0	Q_n (memory)
1	0	1	0
1	1	0	1
1	1	1	Not used



Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

MASTER SLAVE JK FF



Master slave JK FF is the same as negative edge trigg

T FF



T.T. for T FF :-

Clk	T	Qn+1	
0	X	Qn	(memory)
1	0	Qn	(memory)
1	1	$\bar{Q}_n$	(toggling)

Truth Table :- ⟹ Ch. Table :- ⟹ Excitation Table :-

Clk	T	Qn+1	
0	X	Qn	memory
1	0	Qn	
1	1	$\bar{Q}_n$	Toggle

Qn	T	Qn+1	
0	0	0	
0	1	1	
1	0	1	
1	1	0	

⇓ odd 1's detector
X-OR

Qn	Qn+1	T
0	0	0
0	1	1
1	0	1
1	1	0

J=0
K=0

$Q_{n+1} = Q_n \oplus T$

FLIPFLOP CONVERSION

JK TO D



T TO D



SR TO JK





SR TO T



SET AND CLR INPUT

>> The synchronous inputs are S,R,J,K,D & T.

preset = 0 ⇒ $Q_n = 1$

Clear = 0 ⇒ $Q_n = 0$ because $\bar{Q}_n = 1$

whatever be the value of clock and synch. inputs



Preset	Clear	Q_n
0	0	Not used
0	1	1
1	0	0
1	1	FF will perform normally

STATE DIAGRAM



EX JK FF



Design Procedure for Clocked Sequential Circuits

Step 1: A State diagram or timing diagram is given, which describes the behaviour of the circuit that is to be designed.

Step 2: Obtain the state table.

Step 3: The number of states can be reduced by state reduction method.

Step 4: Do state assignment. (If required)

Step 5: Determine the number of flip-flops required and assign letter symbols.

Step 6: Decide the type of flip-flop to be used.

Step 7: Derive the circuit excitation table from state table.

Step 8: Obtain the expression for circuit output and flip flop input.

Step 9: Implement the circuit.



State table :-

P.S.		N.S. $x=0$		N.S. $x=1$		Output (y) $x=0$	Output (y) $x=1$
Q_A	Q_B	Q_A^+	Q_B^+	Q_A^+	Q_B^+		
0	0	0	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	1	0	0	0	1	1
1	1	1	0	1	1	0	0

Clk	T	Q_{n+1}
0	x	Q_n
1	0	Q_n
1	1	$\bar{Q}_n$

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

$T = Q_n \oplus Q_{n+1}$

Q_A	Q_B	x	Q_A^+	Q_B^+	FF i/p T_A	FF i/p T_B	y
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	1	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	0	1	0	1
1	1	0	1	0	0	1	0
1	1	1	1	1	0	0	0

$T_A =$

$$T_A = \bar{Q}_A Q_B \bar{x} + Q_A \bar{Q}_B x$$

$$T_B = \bar{Q}_A \bar{Q}_B x + Q_A Q_B \bar{x}$$

$$y = Q_A \bar{Q}_B \bar{x} + Q_A \bar{Q}_B x$$

$$= Q_A \bar{Q}_B (\bar{x} + x)$$

$$= Q_A \bar{Q}_B \cdot 1$$

$$= Q_A \bar{Q}_B$$

Analysis of Clocked Sequential Circuits

JK FF

Analysis of Clocked Sequential Circuits (with Jk Flip Flop)



STEP:-1 i/p eqn

$J_A = Q_B$ $K_A = \bar{x}J_A$

$J_B = \bar{x}$ $K_B = x \oplus Q_A = \bar{x}Q_A + \bar{Q}_A x$

Present State		i/p	N.S.					
Q_A	Q_B	x	J_A	K_A	J_B	K_B	Q_A^+	Q_B^+
0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0
0	1	0	1	1	1	0	1	1
0	1	1	1	0	0	1	1	0
1	0	0	0	0	1	1	1	1
1	0	1	0	0	0	0	1	0
1	1	0	1	1	1	1	0	0
1	1	1	1	0	0	0	1	1

$Q_A Q_B$

$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

$S_3 = 11$



D FF



P.S.			N.S.		
Q_A	Q_B	x	Q_A^+	Q_B^+	y
0	0	0	0	0	1
0	0	1	0	0	0
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	1
1	1	0	1	0	0
1	1	1	1	0	1

10
11

STEP:-3 State diagram



T FF

Analysis of Clocked Sequential Circuits (with T Flip Flop)



State Table: P.S.

$J_A=0$ $K_A=0$

Q_A	Q_B	i/p x	T_A	T_B	N.S Q_A^+	N.S Q_B^+	o/p y
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	1	1	0	1	1	0
1	0	0	0	0	1	0	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	1
1	1	1	1	1	0	0	1

$T_A = x$ $\quad y = Q_A \cdot Q_B$

$T_B = x \cdot Q_A$



COUNTER



UP COUNTER

3 BIT SYNCHRONOUS/RIPPLE COUNTER





Initially	0	0	0	0
1st (↓)	0	0	1	1
2nd (↓)	0	1	0	2
3rd (↓)	0	1	1	3
4th (↓)	1	0	0	4
5th (↓)	1	0	1	5
6th (↓)	1	1	0	6
7th (↓)	1	1	1	7
8th (↓)	0	0	0	0

8 States

$2^n = 2^3 = 8$

Maximum count :-

$2^n - 1 = 8 - 1$

$= 7$

4 BIT RIPPLE COUNTER





CLK	Q_D	Q_C	Q_B	Q_A	Decimal
Initial	0	0	0	0	0
1st (↓)	0	0	0	1	1
2nd (↓)	0	0	1	0	2
⋮					⋮
9th (↓)	1	0	0	1	9
⋮					⋮
14th (↓)	1	1	1	0	14
15th (↓)	1	1	1	1	15

2 BIT SYNCHRONOUS COUNTER

Step:-2 Excitation table of JK Flipflop

PS Qn	NS Qn+1	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Step-3 State diagram



S_2

Ckt Excitation table:-

Q_1 Q_2	Q_1^* Q_2^*	J_1 K_1	J_2 K_2
0 0	0 1	0 x	1 x
0 1	1 0	1 x	x 1
1 0	1 1	x 0	1 x
1 1	0 0	x 1	x 1

for J_1-



$J_1 = Q_2$

for K_1-



$K_1 = Q_2$

for J_2



$J_2 = 1$

for K_2



$K_2 = 1$



DOWN COUNTER

3 BIT RIPPLE DOWN COUNTER





	Up counting			Down counting		
CLK	Q_C	Q_B	Q_A	$\bar{Q}_C$	$\bar{Q}_B$	$\bar{Q}_A$
Initially	0	0	0	1	1	1 (7)
1st (↓)	0	0	1	1	1	0
2nd (↓)	0	1	0	1	0	1
3rd (↓)	0	1	1	1	0	0
4th (↓)	1	0	0	0	1	1
5th (↓)	1	0	1	0	1	0 (2)
6th (↓)	1	1	0	0	0	1 (1)
7th (↓)	1	1	1	0	0	0 (0)

UP/DOWN COUNTER

3 BIT RIPPLE UD COUNTER



M	Q	$\bar{Q}$	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



$Y = I + \bar{II}$

$Y = \bar{M}Q + M\bar{Q}$



3 BIT UD SYNCHRONOUS COUNTER



Control I/P M	P.S. Qc	Qb	Qa	N.S. Qc+	Qb+	Qa+	I/P of FFs Tc	Tb	Ta
0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	1	0	0	1	1
0	0	1	0	0	1	1	0	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	1	1	0	0	1	1
0	1	1	0	1	1	1	0	0	1
0	1	1	1	0	0	0	1	1	1
1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	0	0	1
1	0	1	0	0	0	1	0	1	1
1	0	1	1	0	1	0	0	0	1
1	1	0	0	0	1	1	1	1	1
1	1	0	1	1	0	0	0	0	1
1	1	1	0	1	0	1	0	1	1
1	1	1	1	1	1	0	0	0	1

Modulus of the Counter & Counting up to Particular Value







RESIGTER

Introduction to Registers

0 or 1

1011

» Flip Flop is 1-bit memory cell.

» To increase the storage capacity, we have to use group of flip-flop. This group of ff is known as REGISTER.

» The n-bit register consist of "n" number of flip-flops and is capable of storing "n-bit" word.



Synch :- Clock↑ and Load↑

Asynch :- only Load↑

We are bound to follow the Clock

$f = 1\,MHz$

$T = \frac{1}{f}$ sec

$T = 1\,\mu sec$



SISO



Q_3	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1



SIPO


in
D3 Q3
FF-3
D2 Q2
FF-2
D1 Q1
FF-1
D0 Q0
FF-0
CLK
Serial o/p
1
1
1
1

PIPO


1
0
1
1
D3 Q3
FF-3
D2 Q2
FF-2
D1 Q1
FF-1
D0 Q0
FF-0
CLK

Bidirectional Shift Register



Programmable Logic Array (PLA)

It is a type of fixed architecture logic device with programmable AND gates followed by programable OR gates

A	B	C	Y_1	Y_2
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Step:-1

$Y_1 = A\bar{B}\bar{C} + A\bar{B}C + ABC$

$Y_1 = A\bar{B} + AC$

$Y_2 = BC + AC$

Step:-2

Step:-3 No. of i/p buffer





prog. OR gate

prog. OR = No. of functn = 2

Programmable Array Logic (PAL)



3 MINTERM





Revolution (Bước lượng tử): q = Vref/(2^n - 1)
(n là số bit)

Vref: ADC reference volatage

ADC and DAC

LOGIC GATE



$X = A \oplus B$

A	B	X
0	0	0
0	1	1
1	0	1
1	1	0



$X = \overline{A \oplus B}$

A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

BINARY CONVERT





Hex Digit	Decimal Value	Binary Value
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A or a	10	1010
B or b	11	1011
C or c	12	1100
D or d	13	1101
E or e	14	1110
F or f	15	1111

7 SEG DECODER



b_3	b_2	b_1	b_0	a	b	c	d	e	f	g
0	0	0	0 (0)	1	1	1	1	1	1	0
0	0	0	1 (1)	0	1	1	0	0	0	0
0	0	1	0 (2)	1	1	0	1	1	0	1
0	0	1	1 (3)	1	1	1	1	0	0	1
0	1	0	0 (4)	0	1	1	0	0	1	1
0	1	0	1 (5)	1	0	1	1	0	1	1
0	1	1	0 (6)	1	0	1	1	1	1	1
0	1	1	1 (7)	1	1	1	0	0	0	0
1	0	0	0 (8)	1	1	1	1	1	1	1
1	0	0	1 (9)	1	1	1	1	0	1	1



Schematic of BCD to 7-Segment Decoder

Câu 5 (1 điểm)

Thành lập bộ nhớ có kích thước 16K x 8 bit từ các bộ nhớ có kích thước 8K x 8 bit và các phần tử AND, OR, NOT

Câu 6 (1 điểm)

Cho các biểu thức hàm logic sau (a = LSB, c = MSB):

f(a, b, c) = Σ (1,4,7);

g(a, b, c) = $\prod$ (0,3,5);

h(a, b, c) = Σ (1,2,7);

Hãy sử dụng ROM 64 x 8 bit để thực hiện các hàm này.

Câu 5. $16K \times 8\,bit = 2^4 . 2^{10} \times 8bit = 2^{14} \times 8bit$, $8k \times 8bit = 2^{13} \times 8bit$



Câu 6:

$f(a,b,c) = \Sigma(1,4,7)$

$g(a,b,c) = \Pi(0,3,5) = \Sigma(1,2,4,6,7)$

$h(a,b,c) = \Sigma(1,2,7)$.



d) PROM 4 địa chỉ, mỗi ô nhớ chứa 1 bit dữ liệu