




① { ① CMOS (4000) }  $\Rightarrow$  OK  
 { ② TTL (N) }



② { TTL (N) }  $\Rightarrow$  NOT OK  
 { CMOS (4000) }

$\Rightarrow$  Phải có mạch trung gian ① và ②






$$F_{\text{an-Out}} = \min \left\{ \frac{|I_{OLgh}|}{|I_{ILgh}|}, \frac{|I_{OHgh}|}{|I_{IHgh}|} \right\}$$

ALS (TTL)  $F_{\text{an-Out}} = \min \left\{ \frac{8}{0.2}, \frac{0.4}{0.02} \right\}$

$$= \min \{ 40, 20 \}$$

$$= 20$$

\* TP




$$\Rightarrow t = \max (t_{p1} + t_{p2}, t_{p3}) + t_{p4}$$

3 output logic circuit


- totempole (đẩy - kéo)
- open collector (cực góp để hở)
- tri-state  $\rightarrow$  tri-state buffer

(\*) Buffer




A	Q
0	0
1	1

(\*) Tri-state buffer



E	A	Q
active	0	0
	1	1
not active	X	Hi-Z



$\overline{E}$	A	Q
0	0	0
0	1	1
1	X	Hi-Z

E	A	Q
1	0	0
1	1	1
0	X	Hi-Z

