

**ĐẠI SỐ BOOLEAN**

$$\begin{array}{lll} 0 + 0 = 0 & 0 \cdot 0 = 0 & \\ 0 + 1 = 1 & 0 \cdot 1 = 0 & \\ 1 + 0 = 1 & 1 \cdot 0 = 0 & \bar{0} = 1 \\ 1 + 1 = 1 & 1 \cdot 1 = 1 & \bar{1} = 0 \end{array}$$

**ĐỊNH LÝ DEMORGAN**

$$\begin{array}{l} \overline{A + B + C + \dots} = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \dots \\ \overline{A \cdot B \cdot C \cdot \dots} = \bar{A} + \bar{B} + \bar{C} + \dots \end{array}$$

Giao hoán

$$\begin{array}{l} A + B = B + A \\ A \cdot B = B \cdot A \end{array}$$

Phân phối

$$\begin{array}{llll} (A + B) \cdot C = A \cdot C + B \cdot C & A + 0 = A & A \cdot 0 = 0 & \overline{\bar{A}} = A \\ A + B \cdot C = (A + B) \cdot (A + C) & A + 1 = 1 & A \cdot 1 = A & \end{array}$$

Kết hợp

$$\begin{array}{llll} (A + B) + C = A + (B + C) & A + A = A & A \cdot A = A & \\ (A \cdot B) \cdot C = A \cdot (B \cdot C) & A + \bar{A} = 1 & A \cdot \bar{A} = 0 & \end{array}$$

**Một số đẳng thức:**

$$A + AB = A$$

$$A(A + B) = A$$

$$AB + A\bar{B} = A$$

$$A + \bar{A}B = A + B$$

$$A(\bar{A} + B) = AB$$

$$(A + B)(A + \bar{B}) = A$$

$$(A + B)(A + C) = A + BC$$

$$AB + \bar{A}C + BC = AB + \bar{A}C$$

$$(A + B)(\bar{A} + C)(B + C) = (A + B) + (\bar{A} + C)$$

## BCD CODE

Decimal digit	BCD (8421)	2421	Excess-3	Biquinary	1-out-of-10
0	0000	0000	0011	0100001	1000000000
1	0001	0001	0100	0100010	0100000000
2	0010	0010	0101	0100100	0010000000
3	0011	0011	0110	0101000	0001000000
4	0100	0100	0111	0110000	0000100000
5	0101	1011	1000	1000001	0000010000
6	0110	1100	1001	1000010	0000001000
7	0111	1101	1010	1000100	0000000100
8	1000	1110	1011	1001000	0000000010
9	1001	1111	1100	1010000	0000000001
Unused code words					
	1010	0101	0000	0000000	0000000000
	1011	0110	0001	0000001	0000000011
	1100	0111	0010	0000010	0000000101
	1101	1000	1101	0000011	0000000110
	1110	1001	1110	0000101	0000000111
	1111	1010	1111	...	...

$$85_{10} = 1000\ 0101\ (\text{BCD})$$

$$572_{10} = 0101\ 0111\ 0010\ (\text{BCD})$$


$$\begin{array}{r}
 0111\ 0101 \\
 +\ 0011\ 0101 \\
 \hline
 1010\ 1010 \\
 +\ 0110\ 0110 \\
 \hline
 0001\ 0001\ 0000 \\
 \begin{array}{ccc}
 \underbrace{\hspace{1cm}}_1 & \underbrace{\hspace{1cm}}_1 & \underbrace{\hspace{1cm}}_0
 \end{array}
 \end{array}$$

Both left and right BCD numbers are invalid. So we would add 6 to both the BCD numbers.

$$\begin{array}{r}
 75 \\
 +\ 35 \\
 \hline
 110
 \end{array}$$


www.vlsifacts.com

## BCD ADDER





## ADDER




### HALF ADDER



### USING NAND, NOR



A	B	C	S	C <sub>0</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





$$S = A \oplus B \oplus C \oplus D$$




BCD

A	00	01	11	10
0	0	0	1	0
1	0	1	1	1



## FULL ADDER USING HALF ADDER




$$\begin{aligned}
 A \cdot B + Cin(A \oplus B) &= A \cdot B + Cin(AB' + A'B) \\
 X + \textcircled{1}X &= X + X \\
 &= \underline{A \cdot B} + \underline{AB' Cin} + \underline{A'B Cin} \\
 &= A(B + \textcircled{1}Cin) + A'B Cin \\
 &= A(B + Cin) + A'B Cin \\
 &= \underline{A \cdot B} + \underline{A Cin} + \underline{A'B Cin} \\
 &= A \cdot B + (A + A'B) Cin \\
 &= A \cdot B + (A + B) Cin \\
 &= A \cdot B + A Cin + B Cin
 \end{aligned}$$

## 2 BIT COMPARATOR


$\overline{A_1}$	$A_0$	$\overline{B_1}$	$B_0$	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1			
0	1	1	0			
0	1	1	1			
1	0	0	0			
1	0	0	1			
1	0	1	0			
1	0	1	1			
1	1	0	0			
1	1	0	1			

## SUBTRACTOR


### HALF SUBTRACTOR



### HS USING NAND




### HA USING NOR




## FULL SUBTRACTOR

A	B	C	D	B <sub>o</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1





## FS USING NAND







## MUX



## 8X1 MUX



## 2X1




$$m = \log_2 n$$

$$m = \log_2 4$$

$$= \log_2 2^2 \quad \log_a a = 1$$

$$m = 2 \log_2 1 = 2 \cdot 1 = 2$$




$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$



## DEMUX



1:2 DEMUX :

$m = \log_2 n$

$m = 1$

Select inputs


E	$S_0$	$Y_0$	$Y_1$
0	0	0	0
0	1	0	0
1	0	I	0
1	1	0	I

$Y_0 = E \overline{S_0} I$



$Y_1 = E S_0 I$

$X \cdot 1 = X$


## ENCODER




## PRIORITY ENCODER




## DECIMAL TO BCD ENCODER



Input	Output			
	D	C	B	A
0	0	0	0	0
①	0	0	0	1
2	0	0	1	0
③	0	0	1	1
4	0	1	0	0
⑤	0	1	0	1
6	0	1	1	0
⑦	0	1	1	1
8	1	0	0	0
⑨	1	0	0	1




# OCTAL TO BINARY ENCODER




Input	$B_2$	$B_1$	$B_0$
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

DECODER



2X4 DECODER



Inputs			Outputs			
EN	I1	I0	Y3	Y2	Y1	Y0
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

# COMBIANTIONAL LOGIC USING DECODER

Truth Table:-


A	B	Cin	S	Co	$F_s =$
0	0	0	0	0	$m_0$
0	0	1	1	0	$m_1$
0	1	0	1	0	$m_2$
0	1	1	0	1	$m_3$
1	0	0	1	0	$m_4$
1	0	1	0	1	$m_5$
1	1	0	0	1	$m_6$
1	1	1	1	1	$m_7$

$$F_s = \sum(m_1, m_2, m_4, m_7)$$


$$F_{Co} = \sum(m_3, m_5, m_6, m_7)$$

$m_0$


$m_1$   
 $m_2$   
 $m_3$   
 $m_4$   
 $m_5$   
 $m_6$   
 $m_7$




## SR LATCH



## NOR LATCH



## NAND LATCH




$S$	$R$	$Q$	$\bar{Q}$
0	0	Not used	
0	1	1	0
1	0	0	1
1	1	Memory	



# FLIPFLOP

## SR FF



Truth Table :-

clk	S	R	$Q_{n+1}$
0	x	x	$Q_n \rightarrow P.S.$
1	0	0	$Q_n$ (Memory)
1	0	1	0
1	1	0	1
1	1	1	Invalid

Characteristic Table :-

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Characteristic Table :-

$Q_n$	S	R	$Q_{n+1}$
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Excitation table :-



$Q_n$	$Q_{n+1}$	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Equations:


$$Q_{n+1} = \bar{S} + Q_n \bar{R}$$

$$Q_{n+1} = \bar{S} + Q_n \bar{R}$$



## D FF




## BEHAVIOUR OF MASTER SLAVER D FF



## JK FF




## MASTER SLAVE JK FF



Master slave JK FF is the same as negative edge trigg

# T FF

T.T. for T FF :-



Clk	T	$Q_{n+1}$
0	X	$Q_n$ (memory)
1	0	$Q_n$ (memory)
1	1	$\bar{Q}_n$ (toggling)

Truth Table :-



Ch Table :-



Excitation Table :-

Clk	T	$Q_{n+1}$
0	X	$Q_n$
1	0	$Q_n$
1	1	$\bar{Q}_n$

memory  
Toggle

$Q_n$	T	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

odd 1's detect  
X-OR

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0



$$Q_{n+1} = Q_n \oplus T$$

J=0  
K=0  
L=0

## FLIPFLOP CONVERSION


### JK TO D

1. Identify available and required flip flop.
2. Make characteristic table for required flip flop.
3. Make excitation table for available flip flop.
4. Write boolean expression for available ff.
5. Draw the circuit.

av. ff = JK  
req. ff = D

$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

$Q_n$	$D$	$Q_{n+1}$	J	K	D
0	0	0	0	x	0
0	1	1	1	x	1
1	0	0	x	1	0
1	1	1	x	0	1



for J -

$Q_n$	$D$	J
0	0	0
0	1	1
1	0	x
1	1	x

$J = D$

for K -

$Q_n$	$D$	K
0	0	x
0	1	x
1	0	1
1	1	0


$K = \bar{D}$

### T TO D

av. ff = T

req. ff = D

$Q_n$	$D$	$Q_{n+1}$	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0



$T = D \oplus Q_n$

## SR TO JK

Lecture No:-136

### SR Flip Flop to JK Flip Flop Conversion

av. ff = SR  
uq. ff = JK

$Q_n$	J	K	$Q_{n+1}$	$\downarrow$ S	$\downarrow$ R
0	0	0	0	0	X
0	0	1	0	0	X
0	1	0	1	1	0
0	1	1	1	1	0
1	0	0	1	X	0
1	0	1	0	0	1
1	1	0	1	X	0
1	1	1	0	0	1

for S -

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

for R -

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

JK


$Q_n$	00	01	11	10
0	0	0	1	1
1	X	0	0	X

$S = \bar{Q}_n J$

JK

$Q_n$	00	01	11	10
0	X	X	0	0
1	0	1	1	0

$R = Q_n K$



## SR TO T

Lecture No:-137

### SR Flip Flop to T Flip Flop Conversion

Ex.

$Q_n$	T	$Q_{n+1}$	S	R
0	0	0	0	X
0	1	1	1	0
1	0	1	X	0
1	1	0	0	1

1.) JK to SR  
2.) T to SR

S -

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

T

$Q_n$	0	1
0	0	1
1	X	0

$S = \bar{Q}_n T$

T

$Q_n$	0	1
0	X	0
1	0	1

$R = Q_n T$


## SET AND CLR INPUT

>> The synchronous inputs are S,R,J,K,D & T.


$\text{preset} = 0 \Rightarrow Q_n = 1$   
 $\text{clear} = 0 \Rightarrow Q_n = 0$  because  $\bar{Q}_n = 1$

whatever be the  
value of clock and  
synch. inputs


Preset	Clear	$Q_n$
0	0	Not used
0	1	1
1	0	0
1	1	FF will perform normally



## STATE DIAGRAM




## EX JK FF





## Design Procedure for Clocked Sequential Circuits

- Step 1: A State diagram or timing diagram is given, which describes the behaviour of the circuit that is to be designed.
- Step 2: Obtain the state table.
- Step 3: The number of states can be reduced by state reduction method.
- Step 4: Do state assignment. (If required)
- Step 5: Determine the number of flip-flops required and assign letter symbols.
- Step 6: Decide the type of flip-flop to be used.
- Step 7: Derive the circuit excitation table from state table.
- Step 8: Obtain the expression for circuit output and flip flop input.
- Step 9: Implement the circuit.



Timing diagram and Excitation table:

clk	T	$Q_{n+1}$
0	x	$Q_n$
1	0	$Q_n$
1	1	$\bar{Q}_n$

Excitation table:


P.S.		$x$	ff i/p		$T_A$	$T_B$	y
$Q_A$	$Q_B$		$Q_A^+$	$Q_B^+$			
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	1	0	0	0
1	0	0	1	0	0	0	1
1	0	1	0	0	1	0	1
1	1	0	1	0	0	1	0
1	1	1	1	1	0	0	0

$T_A = Q_n \oplus Q_{n+1}$

$$\begin{aligned}
 T_A &= \bar{Q}_A Q_B \bar{x} + Q_A \bar{Q}_B x \\
 T_B &= \bar{Q}_A \bar{Q}_B x + Q_A Q_B \bar{x} \\
 y &= \underline{Q_A \bar{Q}_B \bar{x}} + \underline{Q_A \bar{Q}_B x} \\
 &= \bar{Q}_A \bar{Q}_B (\bar{x} + x) \\
 &= Q_A \bar{Q}_B \cdot 1 \\
 &= Q_A \bar{Q}_B
 \end{aligned}$$


## Analysis of Clocked Sequential Circuits

### JK FF




Present State i/p							N.S.	
$\bar{Q}_A$	$Q_B$	$x$	$J_A$	$K_A$	$J_B$	$K_B$	$Q_A^+$	$Q_B^+$
0	0	0	0	0	1	0	0	L
0	0	1	0	0	0	L	0	0
0	1	0	1	1	L	0	1	L
0	1	1	1	0	0	1	1	0
1	0	0	0	0	1	1	1	1
1	0	1	0	0	0	0	1	0
1	1	0	1	1	L	1	0	0
1	1	1	1	0	0	0	1	L

$$\begin{aligned}
 S_0 &= 00 \\
 S_1 &= 01 \\
 S_2 &= 10 \\
 S_3 &= 11
 \end{aligned}$$




# D FF




P.s.		N.S.		y
Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>A</sub> <sup>+</sup>	Q <sub>B</sub> <sup>+</sup>	
0	0	0	0	1
0	0	1	0	0
0	1	1	1	0
0	1	1	1	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

STEP:-3 state diagram



### Analysis of Clocked Sequential Circuits (with T Flip Flop)



State Table:  $\begin{matrix} J_A=0 & L_A=0 \\ \swarrow \searrow \\ \text{NS} \end{matrix}$


$Q_A$	$Q_B$	i/p $x$	$T_A$	$T_B$	$Q_A^+$	$Q_B^+$	o/p $y$
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0
0	1	1	1	0	1	1	0
1	0	0	0	0	1	0	0
1	0	1	1	1	0	1	0
1	1	0	0	0	1	1	1
1	1	1	1	1	0	0	1

$T_A = x$   
 $T_B = x \cdot Q_A$   
 $y = Q_A \cdot Q_B$   
 $\downarrow x$   
 $0/0 \leftarrow y$

## COUNTER

2 bit ripple counter is called MOD-4


3 bit ripple counter is called MOD-8



Ripple counters/ Asynchronous counters

S1: Decide the number of FF  
S2: Excitation table of FF  
S3: State diagram and Cir excitation table  
S4: Obtain simplified equations using  
Karnaugh map  
S5: Draw the logic diagram

How to des synchronous counter





Synchronous counters

Typ

## UP COUNTER



### 3 BIT SYNCHRONOUS/RIPPLE COUNTER



Clock	QA	QB	QC	Count
Initially	0	0	0	0
1 <sup>st</sup> (↓)	0	0	1	1
2 <sup>nd</sup> (↓)	0	1	0	2
3 <sup>rd</sup> (↓)	0	1	1	3
4 <sup>th</sup> (↓)	1	0	0	4
5 <sup>th</sup> (↓)	1	0	1	5
6 <sup>th</sup> (↓)	1	1	0	6
7 <sup>th</sup> (↓)	1	1	1	7
8 <sup>th</sup> (↓)	0	0	0	0

8 States  
 $2^n = 2^3 = 8$   
 Maximum count:-  
 $2^n - 1 = 8 - 1 = 7$

## 4 BIT RIPPLE COUNTER




CLK	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Decimal
Initial	0	0	0	0	0
1 <sup>st</sup> (↓)	0	0	0	1	1
2 <sup>nd</sup> (↓)	0	0	1	0	2
⋮	⋮	⋮	⋮	⋮	⋮
9 <sup>th</sup> (↓)	1	0	0	1	9
⋮	⋮	⋮	⋮	⋮	⋮
14 <sup>th</sup> (↓)	1	1	1	0	14
15 <sup>th</sup> (↓)	1	1	1	1	15

## 2 BIT SYNCHRONOUS COUNTER

Step:-2 Excitation table of JK Flipflop

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step:-3 State diagram



Ckt Excitation table:-

$Q_1, Q_2$	$Q_1^*, Q_2^*$	$J_1, K_1$	$J_2, K_2$
0 0	0 1	0 X	1 X
0 1	1 0	1 X	X 1
1 0	1 1	X 0	1 X
1 1	0 0	X 1	X 1

for  $J_1$ -

$Q_1$	$Q_2$	$J_1$
0	0	0
0	1	1
1	0	X
1	1	X

$J_1 = Q_2$

for  $K_1$ -

$Q_1$	$Q_2$	$K_1$
0	0	X
0	1	X
1	0	0
1	1	1

$K_1 = Q_2$

for  $J_2$


$Q_1$	$Q_2$	$J_2$
0	0	1
0	1	X
1	0	1
1	1	X

$J_2 = 1$

for  $K_2$

$Q_1$	$Q_2$	$K_2$
0	0	X
0	1	1
1	0	X
1	1	1



$K_2 = 1$





## DOWN COUNTER


### 3 BIT RIPPLE DOWN COUNTER



CLK	Up counter			Down counter		
	$Q_C$	$Q_B$	$Q_A$	$\bar{Q}_C$	$\bar{Q}_B$	$\bar{Q}_A$
Initially	0	0	0	1	1	1 (7)
1 <sup>st</sup> (↓)	0	0	1	1	1	0
2 <sup>nd</sup> (↓)	0	1	0	1	0	1
3 <sup>rd</sup> (↓)	0	1	1	1	0	0
4 <sup>th</sup> (↓)	1	0	0	0	1	1
5 <sup>th</sup> (↓)	1	0	1	0	1	0 (2)
6 <sup>th</sup> (↓)	1	1	0	0	0	1 (1)
7 <sup>th</sup> (↓)	1	1	1	0	0	0 (0)

## UP/DOWN COUNTER


### 3 BIT RIPPLE UD COUNTER



M	Q	$\bar{Q}$	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

M	Q	$\bar{Q}$	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


  
 $Y = I + \bar{I}$   
 $Y = M Q + M \bar{Q}$ 


### 3 BIT UD SYNCHRONOUS COUNTER

Control 1/p M	P.S. $\bar{Q}_C$ $\bar{Q}_B$ $\bar{Q}_A$			N.C. $\bar{Q}_C^+$ $\bar{Q}_B^+$ $\bar{Q}_A^+$			1/p of $f_{clk}$ $T_C$ $T_B$ $T_A$		
0	0	0	0	0	0	1	0	0	
0	0	0	1	0	1	0	0	1	
0	0	1	0	0	1	1	0	0	
0	0	1	1	1	0	0	1	1	
0	1	0	0	1	0	1	0	0	
0	1	0	1	1	1	0	0	1	
0	1	1	0	1	1	1	0	0	
0	1	1	1	0	0	0	1	1	
1	0	0	0						
1	0	0	1						
1	0	1	0	1	1	1	0	0	1
1	0	1	1	0	0	0	1	1	1
1	1	0	0	0	0	1	0	1	1
1	1	0	1	0	1	0	0	0	1
1	1	1	0	0	1	1	1	1	1
1	1	1	0	1	0	0	0	0	1
1	1	1	1	1	0	1	0	1	1
1	1	1	1	1	1	0	0	0	1

M=0 up counter  
M=1 down counter

up  
counting



## Modulus of the Counter & Counting up to Particular Value




Ex:- MOD-6 counter  
using MOD-8 counter

States = 6

Max. count =  $Q-1$   
= 5

(0) 000  
(1) 001  
(2) 010  
(3) 011  
(4) 100  
(5) 101

MOD-6



## REGISTER

### Introduction to Registers


0 1 1

1 0 1 1

>> Flip Flop is 1-bit memory cell.

>> To increase the storage capacity, we have to use group of flip-flop. This group of ff is known as REGISTER.

>> The n-bit register consist of "n" number of flip-flops and is capable of storing "n-bit" word.



Synch :- Clock↑ and Load↑


Asynch :- only Load↑

We are bound to follow the clock


$$f = 1 \text{ MHz}$$

$$T = \frac{1}{f} \text{ sec}$$


$$T = 1 \mu\text{sec.}$$




## SISO




	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0
1	1	0	0	0
1	1	1	0	0
1	1	1	1	0
1	1	1	1	1




## SIPO



## PIPO



## Bidirectional Shift Register



## Programmable Logic Array (PLA)

It is a type of fixed architecture logic device with programmable AND gates followed by programmable OR gates

A	B	C	Y <sub>1</sub>	Y <sub>2</sub>
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1


Step:-1

$$Y_1 = A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$Y_2 = B\bar{C} + AC$$

Step:-2

Step:-3 No. of i/p buffer




Prog. OR = No. of function = 2



## Programmable Array Logic (PAL)

$$\begin{aligned} X(ABC) &= \sum m(2,3,5,7) = \bar{A}B + AC \\ Y(ABC) &= \sum m(0,1,5) = \bar{A}\bar{B} + \bar{B}C \\ Z(ABC) &= \sum m(0,2,3,5) = \bar{A}\bar{B} + \bar{A}C + A\bar{B}C \end{aligned}$$

### 3 MINTERM




$$q = \frac{V_{ref}}{2^n - 1}$$

Resolution (Bước lượng tử):  $q = V_{ref}/(2^n - 1)$   
(n là số bit)



$V_{ref}$ : ADC reference voltage

ADC and DAC

## LOGIC GATE







## BINARY CONVERT



Hex Digit	Decimal Value	Binary Value
0	0	0000
1	1	0001
2	2	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7	7	0111
8	8	1000
9	9	1001
A or a	10	1010
B or b	11	1011
C or c	12	1100
D or d	13	1101
E or e	14	1110
F or f	15	1111

## 7 SEG DECODER

$b_3$	$b_2$	$b_1$	$b_0$		a	b	c	d	e	f	g			
0	0	0	0	(0)	1	1	1	1	1	1	0			
0	0	0	1	(1)	0	1	1	0	0	0	0			
0	0	1	0	(2)	1	1	0	1	1	0	1			
0	0	1	1	(3)	1	1	1	1	0	0	1			
0	1	0	0	(4)	0	1	1	0	0	1	1			
0	1	0	1	(5)	1	0	1	1	0	1	1			
0	1	1	0	(6)	1	0	1	1	1	1	1			
0	1	1	1	(7)	1	1	1	0	0	0	0			
1	0	0	0	(8)	1	1	1	1	1	1	1			
1	0	0	1	(9)	1	1	1	1	1	1	1			



**Schematic of BCD to 7-Segment Decoder**

**Câu 5 (1 điểm)**

Thành lập bộ nhớ có kích thước 16K x 8 bit từ các bộ nhớ có kích thước 8K x 8 bit và các phần tử AND, OR, NOT

**Câu 6 (1 điểm)**

Cho các biểu thức hàm logic sau (a = LSB, c = MSB):


$$f(a, b, c) = \Sigma (1, 4, 7);$$

$$g(a, b, c) = \prod (0, 3, 5);$$

$$h(a, b, c) = \Sigma (1, 2, 7);$$

Hãy sử dụng ROM 64 x 8 bit để thực hiện các hàm này.

Câu 5.  $16K \times 8 \text{ bit} = 2^4 \cdot 2^{10} \times 8 \text{ bit} = 2^{14} \times 8 \text{ bit}$ ,  $8K \times 8 \text{ bit} = 2^{13} \times 8 \text{ bit}$




Câu 6:

$$f(a, b, c) = \sum(1, 4, 7)$$

$$g(a, b, c) = \prod(0, 3, 5) = \sum(1, 2, 4, 6, 7)$$

$$h(a, b, c) = \sum(1, 2, 7).$$



d) PROM 4 địa chỉ, mỗi ô nhớ chứa 1 bit dữ liệu

