# Analysis and ringing suppressing method in 13.56MHz resonant inverter for wireless power transfer systems

**NGUYEN KIEN TRUNG** 

KAN AKATSU

## Shibaura Institute of Technology

loop (≈L<sub>loop</sub>)


## Target of this research

Design 1.5 kW class D resonant inverter for wireless power transfer systems operating at 13.56MHz.

## **Introduction**

## **Design Parameter**

- Operating frequency: 13.56 MHz
- Transfer distance: 1m
- Rate power: up to 10kW
- Step 1: Design 1.5kW
- Step 2: Design 3kW
- Step 3: Design 10kW



## Research challenges

- Effect of parasitic elements
- Switching power loss
- High power and high efficiency.

### **Problems**

Electric vehicle running charging system



- Unstable
- High power loss
- Damage power switches





#### Solution

- Analysis effect of parasitic elements
- Optimize PCB design to minimize parasitic elements
- Ringing suppressing

## Proposed damping circuit RLC damping Power **RLC damping** Equivalent circuit of ringing loop **RLC** damping circuit (a) $V_1$ :OFF and $V_2$ : ON (b) $V_1$ :ON and $V_2$ : OFF

Damping circuit design






 $L_{d8} = L_{d9} = L_1$ L: parasitic inductance of damping resistor


L₁ increase Frequency response:  $H(s)=V_{DS}(s)/V_{in}$ 

Trade-off between efficiency



Prototype of proposed damping circuit

#### **2** Simulation results +250V Simulation and experiment parameters Proposed method **Parameters** Nondamping 250V Input voltage L5=228nH; C3= $1\mu$ F;C4=800pF;R= $50\Omega$ Resonant load MOSFET **DRF1400** 50Ω $L_{d1}+L_{s1}+L_{d2}+L_{d3}+L_{s2}+L_{d5}=4.8nH$ Lds=Lda 1nH $1\Omega + 3nH$ 470pF Resonant load in simulation and experiment



Drain-source voltage and drain current of MOSFETs


### none (92.5%) 4.5 damping (93.1%) Power loss (%) 3.5 3 Power loss on damping circuit 1.5 1 0.5 Driv. Power loss on 13.6MHz resonant

inverter at 1.5kW


## Result

- The ringing is damped by proposed damping circuit
- Power loss on **MOSFETs** is reduced
- Efficiency is slightly increase

## **3** Experiment result



Output voltage and driver pulse waveform (input voltage Vdc=180V)



Output power and efficiency

Input voltage and output power

### Summary

- Without damping circuit, the inverter was unstable at 180Vdc
- With damping circuit, output voltage waveform and driver pulse waveform are clear. The inverter is stable. The peak efficiency obtain 93.1% at 1.2kW output power.
- Proposed damping circuit using parasitic inductance can control the parasitic inductance in the power loop. The circuit board become more compact and stable.



