Number 84A

TMS320 DSP DESIGNER'S NOTEBOOK

Detecting the reset source on the TMS320x240 DSP Controller

Contributed by Jeff Crankshaw

Design Problem

The TMS320x240 ('x240) DSP Controller allows three internal and two external methods to generate device resets. How do I configure the 'x240 to detect which source initiated the reset?

Solution

The 'x240 DSP Controller provides the capability to detect the source of a reset through the use of the System Status Register (SYSSR@701Ah). This register contains a status bit for four of the five possible reset sources. The fifth source, the external \overline{RS} pin, does not have a status bit, and is identifiable when the other four bits are cleared. These bits are summarized below:

Bit 15	PORST	external Power-on Reset (PORESET) pin
Bit 12	ILLADR	Illegal Address Access
Bit 10	SWRST	Software Reset
Bit 9	WDRST	Watchdog Timer
None of these set -		External Reset (\overline{RS}) pin

The reset service routine should be written to check the status of each bit and take the appropriate action. When the status bit equals 1, the indicated event triggered the reset. In the case when none of the reset status bits are set, the external \overline{RS} pin triggered the reset.

On detection of power-on-reset, the programmer should initialize the PLL, if necessary, configure the CLKOUT pin for the desired function, and clear the PORST status bit. In addition, the programmer may wish to implement a wait loop while the PLL locks. Once the PLL locks, the internal clock will run at the programmed frequency. This ensures that software-timed events will work as expected.

An assembly language code example is included below for reference.

Texas Instruments provides customer support in varied technical areas. Since TI does not possess full access to data concerning all of the uses and applications of customers' products, TI assumes no responsibility for customer product design or the use or application of customers' products or for any infringements of patents or rights of others which may result from TI assistance.

11/07

Example 1. Code Listing

```
; .set definitions for useful constants
DP PF1
              224
                       ;page 1 of periph. file (7000h/80h)
        .set
        .set
              07018h
                       ;System Module Control Register
SYSCR
SYSSR
        .set
              0701Ah
                       ;System Module Status Register
             07027h
                       ;RTI Control register
RTICR
        .set
WDTCR
        .set 07029h ;WD Control register
       .set 0702ah ;PLL Clock Control Register 0 .set 0702ch ;PLL Clock Control Register 1
CKCR0
CKCR1
;Bit codes for Test bit instruction (BIT)
                     ;Bit Code for 15
      .set 0000h
BIT15
BTT12
        .set 0003h
                       ;Bit Code for 12
BTT10
        .set 0005h
                      ;Bit Code for 10
        .set 0006h ;Bit Code for 9
BTT9
             000Ah
                       ;Bit Code for 5
BIT5
        .set
  .text
RESET: B START
     B INT1_ISR
                    ;User's interrupt vector table inserted
                    ;here
   (etc ...)
; This first segment of code is executed after every reset.
; The CPU modes, such as sign extension, overflow, XF output
; state, and global interrupt mask are initialized for clarity
; In addition, the data page pointer is set to access the first
; page in the peripheral register file, address 0x7000. Finally,
; the watchdog timer is configured to be disabled if Vccp = 5V,
; and run with the maximum period for both the watchdog timer and
; the real time interrupt timer.
START:
  SETC
       CNF
  CLRC OVM
             ; Reset overflow mode
  CLRC
       SXM
             ; Reset sign extension mode
   CLRC
        XF
        INTM
                ; Set global interrupt mask
   SETC
; Set DP to first peripheral file page, 0x7000-7f.
  LDP #DP_PF1
; initialize WDT registers
        #06Fh, WDTCR ; clear WDFLAG, Disable WDT, set WDT for 1
  SPLK
                    ; second overflow (max)
   SPLK
       #07h, RTICR
                   ; clear RTI Flag, set RTI for 1 second
                     ; overflow (max)
;configure SYSCLK=CPUCLK/2 after reset
  LACC CKCR0
                   ; ACC=CKCR0
        #01h
                    ; set PLLPS=1
   OR
   SACI CKCRO
                    ; and write back to CKCRO
; The following section of code executes only once, on power-up.
; Detect Power On Reset
PORCHK:
        BIT SYSSR, BIT15
  BCND ILLCHK, NTC
                    ; if power on reset continue,
                    ; else branch to next reset source
; set up PLL clockin=10Mhz,CPUCLK=20Mhz,SYSCLK=10Mhz
  SPLK #00b1h,CKCR1
        #0081h,CKCR0
  SPLK
; Clear all reset status bits: POR, ILLADR, WDTRST, SWRST
  LACC SYSSR
  AND #0FFh
  SACL SYSSR
; Set up CLKOUT to be SYSCLK
  SPLK #4080h, SYSCR
```

```
; Wait until PLL is locked before executing main section of code
PLLCHK: BIT CKCR0, BIT5
  BCND PLLCHK, NTC
            ; Any additional initialization code may be
            ; inserted here.
  B MAIN
; This ends the power-up code section and begins the reset source
; identification section. The following code checks for Illegal
; Address, Software, and Watchdog resets. If found, the
; corresponding bit in the system status register, SYSSR, is
; cleared. In addition to clearing the status bits, the user may
; execute code specific to each reset type before executing the
; main code.
ILLCHK:
       BIT SYSSR, BIT12
       SWCHK,NTC
  BCND
  LACL SYSSR
  AND #0EFFFh
                 ;Clear ILLADR bit
  SACL SYSSR
           ;User specific code may be inserted here.
  B MAIN
SWCHK: BIT SYSSR, BIT10
  BCND WDCHK, NTC
       SYSSR
  LACL
                 ;Clear SWRST bit
  AND #0FBFFh
  SACL SYSSR
           ;User specific code may be inserted here.
  B MAIN
WDCHK: BIT SYSSR, BIT9
  BCND EXTRST, NTC
  LACL
        SYSSR
  AND #0FDFFh
                 ;Clear WDRST bit
  SACL SYSSR
           ;User specific code may be inserted here.
  B MAIN
EXTRST: NOP
                 ;User specific code may be inserted here.
MAIN:
```

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265