TMS320 DSP DESIGNER'S NOTEBOOK

TMS320C/F240 Evaluation Board Initialization Software

APPLICATION REPORT: SPRA287

Pierre Voultoury Digital Signal Processing Products Semiconductor Group

Texas Instruments November 1997



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Contents

Abstract	
Product Support	8
World Wide Web	
Email	
Design Problem	g
Solution	<u>c</u>
Corresponding Code	

TMS320C/F240 Evaluation Board Initialization Software

Abstract

The TMS320C/F240 Evaluation Module provides a tool that makes it easier to design the software elements of a system when taking the initial steps in the development of a new application.

This note allows the user, once the necessary tools have been installed, to quickly start developing code based on the TMS320C/F240 Evaluation Module. This document describes how to use the tools and provides a lengthy code example.



Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.



Design Problem

The TMS320C/F240 Evaluation Module provides a tool that makes it easier to design the software elements of a system when taking the initial steps in the development of a new application.

This note allows the user, once the necessary tools have been installed, to quickly start developing code based on the TMS320C/F240 Evaluation Module. A list of the necessary tools is summarized in the documentation given with this board.

Solution

First set the jumper JP5 between pins number 2&3. This causes the $V_{\rm ccp}$ pin voltage to be equal to $V_{\rm cc}$ (+5V), thus allowing the watchdog unit to be disabled by software. (Note that the watchdog unit should be disabled only during the development and debug stages.) The jumper JP6 in the code development step should be set between pins number 1 & 2. This action causes the TMS320F240 device to run in microprocessor mode and all program memory accesses are off-chip (i.e. on-board RAM is used instead of on-chip Flash memory). The following references list the pages in the TMS320C/F240 User's Guide that are relevant to the initial set-up procedure:

- PLL unit to get a CPUCLK equal to 20MHz (pages 10-15 10-18).
 Disable the watchdog (pages 6-12).
 Manage the shared I/O ports (pages 11-11 11-18).
 Initialization of the ADC Unit (p 3-6 3-10).
- ☐ Initialization of the Capture Unit (p 2-75 2-78).
- Manage incoming interrupts.

The second file included is the memory mapping necessary to link the software. Regarding the included file C240reg.h, please refer to the Designer's Note Page titled Programmable Registers Addresses.

Shown below is the code listing.



Corresponding Code

```
; File Name : easy.asm
; Target System : c240 evm
; Description : This software gives a basic software
   configuration sufficient to get quickly started with
   the C/F240 EVM.
.include "C240reg.h"
; Variable definitions
           .bss
                    capt,1
; Reset & interrupt vectors
                    "vectors"
           .sect
RSVECT B _c_it0
          В
INT1
                    COMINT
          В
INT2
                    GPT1INT
          В
INT3
                    GPT23INT
          В
INT4
                    CAPINT
           .space
                    16*2
INT6
           В
                    ADCINT
           .space
                    16*38
           .text
            .global _c_int0
_c_int0
           SETC
                    CNF
           CLRC
                    OVM
                          ; Reset overflow mode
           CLRC
                    SXM
                          ; Reset sign extension mode
           CLRC
                    XF
           SETC
                    INTM ; Set global interrupt mask
;Disable watchdog (Vccp=5v), watchdog counter reset p6-12
           LDP
                    #00E0h
           SPLK
                    #0006Fh, WD_CNTL
           SPLK
                    #05555h, WD_KEY
                    #0AAAAh, WD_KEY
           SPLK
;set up PLL clockin=10Mhz, CPUCLOCK=20Mhz, SYSCLK=10Mhz
;CKCR1 must be set before CKCR0
           SPLK
                    #00b1h,CKCR1
           SPLK
                    #0081h,CKCR0
; Set up CLKOUT to be SYSCLK p6-6
                   #40C0h,SYSCR
           SPLK
;I/O setting pl1-11
           LDP
                    #00E1h
           SPLK
                    #0ffffh, OCRA
           SPLK
                    #0FF70h, OCRB
           SPLK
                    #0f1f1h, PCDATDIR
;Clear EV control registers
           LDP
                    #0e8h
           SPLK
                    #0000h,T1CON
                                   ;no timer enable
                    #0000h,T1PER
           SPLK
           SPLK
                    #0000h,T1CNT
           SPLK
                    #0000h,T1CMP
                    #0000h,T2CON
           SPLK
```



```
SPLK
                        #0000h,T2PER
             SPLK
                        #0000h,T2CNT
             SPLK
                        #0000h,T2CMP
             SPLK
                        #0000h, T3CON
             SPLK
                        #0000h,T3PER
                        #0000h, T3CNT
             SPLK
             SPLK
                        #0000h,T3CMP
                        #0000h,COMCON
             SPLK
             SPLK
                        #0000h,DBTCON
             SPLK
                        #0000h,ACTR
             SPLK
                        #0000h,SACTR
                        #0000h,CMPR1
             SPLK
                        #0000h,CMPR2
             SPLK
                        #0000h,CMPR3
             SPLK
             SPLK
                        #0000h,SCMPR1
                        #0000h,SCMPR2
             SPLK
             SPLK
                        #0000h,SCMPR3
             SPLK
                        #0000h,CAPCON
                                          ;no capture
                        #0000h,FIF01
             SPLK
                        #0000h,FIFO2
             SPLK
             SPLK
                        #0000h,FIFO3
             SPLK
                        #00ffh,CAPFIFO
; Capture Unit Setting
              SPLK
                        #0b0fch,CAPCON
             SPLK
                        #00ffh,CAPFIFO
;Core Mask Setting
                        #0
             LDP
                        #028h
             LACC
             SACL
                        IMR
             LACC
                        IFR
             SACL
                        IFR
;EV Mask Setting, Vector & Flag reset p11-46
             LDP
                        #0E8h
             LACC
                        IFRA
             SACL
                        IFRA
             LACC
                        IFRB
             SACL
                        IFRB
             LACC
                        IFRC
                        IFRC
             SACL
                        #0,IMRA
             SPLK
             SPLK
                        #0,IMRB
                        #7,IMRC
             SPLK
             LACC
                        IVRA
             LACC
                        IVRB
             LACC
                        IVRC
;ADC Unit setting
                        #0E0h
             LDP
             SPLK
                        #0403h,ADCTRL2
             SPLK
                        #1b00h,ADCTRL1
             CLRC
                        INTM
LOOP
             В
                        LOOP
COMINT
                     ; core of this interrupt
             CLRC
                        INTM
             RET
```



```
GPT1INT
               ; core of this interrupt
               ; example of context saving
; start context saving
                  *, AR1
          MAR
                         ; make AR1 pointer active
                 *+
#1, *+
#0, *+
          MAR
                         ; skip one position
                        ; save ST1
          SST
          SST
                         ; save ST0
                        ; save H of ACC
          SACH
                 *+
                 *+
          SACL
                         ; save L of ACC
                 *+
                         ; save H of PREG
          SPH
                 *+
                         ; save L of PREG
          SPL
                  #1
          MPY
                         ; get TREG
                  *+ ; save TREG (16 bit)
          SPL
          POPD
                         ; save RET value
; end context saving
; start context restoring
          MAR *, AR1 ; make stack pointer active
                 *- ; restore RET value
          PSHD
                 * _
                         ; skip TREG
          MAR
                        ; load L PREG
                 *+
          LT
                 *#1
                        ; restore L PREG
          MPY
          _{
m LT}
                 * _
                         ; restore TREG
                  * _
          MAR
                  * _
                         ; restore H PREG
          LPH
                 *_
                         ; load L ACC
          LACL
                 *-, 16 ; load H ACC
          ADD
                  *#0, *- ; load ST0
          LST
                  *#1, *- ; load ST1
          LST
; end context restoring
          CLRC INTM
          RET
GPT23INT
               ; core of this interrupt
          CLRC INTM
          RET
CAPINT
               ; core of this interrupt
          CLRC INTM
          RET
ADCINT
               ; core of this interrupt
          CLRC INTM
* LINKER COMMAND FILE - MEMORY SPECIFICATION for C240 *
* File Name init.cmd *
MEMORY
B2
            :origin = 0100h , length = 0200h /*DARAM */
       0
       В1
            :origin = 0300h , length = 0200h /*DARAM */
* SECTIONS ALLOCATION *
```

