

# ***TMS320x281x DSP Analog-to-Digital Converter (ADC) Reference Guide***

Literature Number: SPRU060B  
June 2002 – Revised November 2004



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

# Contents

<b>1</b>	<b>Analog-to-Digital Converter (ADC)</b>	<b>1-1</b>
	<i>Describes the analog-to-digital converter (ADC).</i>	
1.1	Features	1-2
1.2	Autoconversion Sequencer Principle of Operation	1-5
1.2.1	Sequential Sampling Mode	1-6
1.2.2	Simultaneous Sampling Mode	1-7
1.2.3	Simultaneous Sampling Dual Sequencer Mode Example	1-11
1.2.4	Simultaneous Sampling Cascaded Sequencer Mode Example	1-12
1.3	Uninterrupted Autosequenced Mode	1-13
1.3.1	Sequencer Start/Stop Mode (Sequencer “Start/Stop” Operation With Multiple “Time-Sequenced Triggers”)	1-15
1.3.2	Simultaneous Sampling Mode	1-17
1.3.3	Input Trigger Description	1-18
1.3.4	Interrupt Operation During Sequenced Conversions	1-18
1.4	ADC Clock Prescaler	1-22
1.4.1	ADC-module clock and sample rate	1-22
1.5	Low-Power Modes	1-24
1.6	Power-up Sequence	1-25
1.7	Sequencer Override Feature	1-26
<b>2</b>	<b>ADC Registers</b>	<b>2-1</b>
	<i>Describes the ADC registers and bit descriptions.</i>	
2.1	ADC Control Registers	2-2
2.2	Maximum Conversion Channels Register (ADCMAXCONV)	2-10
2.3	Autosequence Status Register (ADCASEQSR)	2-12
2.4	ADC Status and Flag Register (ADCST)	2-14
2.5	ADC Input Channel Select Sequencing Control Registers	2-16
2.6	ADC Conversion Result Buffer Registers (ADCRESULTn)	2-18
<b>A</b>	<b>Revision History</b>	<b>A-1</b>
A.1	Changes Made in This Revision	A-2

# Figures

1-1.	Block Diagram of the ADC Module .....	1-3
1-2.	Sequential Sampling Mode (SMODE=0) .....	1-6
1-3.	Simultaneous Sampling Mode (SMODE=1) .....	1-7
1-4.	Block Diagram of Autosequenced ADC in Cascaded Mode .....	1-8
1-5.	Block Diagram of Autosequenced ADC With Dual Sequencers .....	1-9
1-6.	Flow Chart for Uninterrupted Autosequenced Mode .....	1-14
1-7.	Example of Event Manager Triggers to Start the Sequencer .....	1-16
1-8.	Interrupt Operation During Sequenced Conversions .....	1-21
1-9.	ADC Core Clock and Sample-and-Hold (S/H)Clock .....	1-22
1-10.	Clock Chain to the ADC .....	1-22
2-1.	ADC Control Register 1 (ADCTRL1) (Address Offset 00h) .....	2-2
2-2.	ADC Control Register 2 (ADCTRL2) (Address Offset 01h) .....	2-4
2-3.	ADC Control Register 3 (ADCTRL3)(Address Offset 18h) .....	2-7
2-4.	Maximum Conversion Channels Register (ADCMAXCONV) (Offset Address 02h) ....	2-10
2-5.	Autosequence Status Register (ADCASEQSR) (Address Offset 07h) .....	2-12
2-6.	ADC Status and Flag Register (ADCST) (Address Offset 19h) .....	2-14
2-7.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ1) (Address Offset 03h) .....	2-16
2-8.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ2) (Address Offset 04h) .....	2-16
2-9.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ3) (Address Offset 05h) .....	2-16
2-10.	ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ4) (Address Offset 06h) .....	2-16
2-11.	ADC Conversion Result Buffer Registers (ADCRESULTn) – (Address Offset 08h – 17h) .....	2-18

# Tables

1-1.	ADC Registers .....	1-4
1-2.	Comparison of Single and Cascaded Operating Modes .....	1-10
1-3.	Power Options .....	1-24
2-1.	Bit Selections for MAX CONV1 for Various Number of Conversions .....	2-11
2-2.	CONVnn Bit Values and the ADC Input Channels Selected .....	2-17

# Examples

---

---

---

1-1.	Conversion in Dual-Sequencer Mode Using SEQ1 .....	1-13
1-2.	Sequencer Start/Stop Operation .....	1-15
1-3.	Clock Chain to the ADC .....	1-23
2-1.	ADCMAXCONV Register Bit Programming .....	2-10

# Notes


Dual-Sequencer Mode .....	1-5
One ADC Shared in Dual-Sequencer Mode .....	1-10
Follow Power-up Sequence .....	1-25
Override Feature on F2810/F2811/F2812 Rev C Silicon and Later .....	1-26

# Analog-to-Digital Converter (ADC)

The TMS320F28x™ ADC module is a 12-bit pipelined analog-to-digital converter (ADC). The analog circuits of this converter, referred to as the core in this document, include the front-end analog multiplexers (MUXs), sample-and-hold (S/H) circuits, the conversion core, voltage regulators, and other analog supporting circuits. Digital circuits, referred to as the wrapper in this document, include programmable conversion sequencer, result registers, interface to analog circuits, interface to device peripheral bus, and interface to other on-chip modules.

This reference guide is applicable for the ADC found on the TMS320x281x family of processors. This includes all Flash-based, ROM-based, and RAM-based devices within the 281x family.

Topic	Page
1.1 Features .....	1-2
1.2 Autoconversion Sequencer Principle of Operation .....	1-5
1.3 Uninterrupted Autosequence Mode .....	1-13
1.4 ADC Clock Prescaler .....	1-22
1.5 Low-Power Modes .....	1-24
1.6 Power-up Sequence .....	1-25



## 1.1 Features

The ADC module has 16 channels, configurable as two independent 8-channel modules to service event managers A and B. The two independent 8-channel modules can be cascaded to form a 16-channel module. Although there are multiple input channels and two sequencers, there is only one converter in the ADC module. Figure 1–1 shows the block diagram of the F2810, F2811, and F2812 ADC module.


The two 8-channel modules have the capability to autosequence a series of conversions, each module has the choice of selecting any one of the respective eight channels available through an analog MUX. In the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer, once the conversion is complete, the selected channel value is stored in its respective ADCRESULT register. Autosequencing allows the system to convert the same channel multiple times, allowing the user to perform oversampling algorithms. This gives increased resolution over traditional single-sampled conversion results.

Functions of the ADC module include:

- ☐ 12-bit ADC core with built-in dual sample-and-hold (S/H)
- ☐ Simultaneous sampling or sequential sampling modes
- ☐ Analog input: 0 V to 3 V
- ☐ Fast conversion time runs at 25 MHz, ADC clock, or 12.5 MSPS
- ☐ 16-channel, multiplexed inputs
- ☐ Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion can be programmed to select any 1 of 16 input channels
- ☐ Sequencer can be operated as two independent 8-state sequencers or as one large 16-state sequencer (i.e., two cascaded 8-state sequencers)
- ☐ Sixteen result registers (individually addressable) to store conversion values
  - The digital value of the input analog voltage is derived by:
$$\text{Digital Value} = 4095 \times \frac{\text{Input Analog Voltage} - \text{ADCLO}}{3}$$
- ☐ Multiple triggers as sources for the start-of-conversion (SOC) sequence
  - S/W – software immediate start

- EVA – Event manager A (multiple event sources within EVA)
- EVB – Event manager B (multiple event sources within EVB)
- External pin
- Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS
- Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize conversions
- EVA and EVB triggers can operate independently in dual-sequencer mode
- Sample-and-hold (S/H) acquisition time window has separate prescale control
- Sequencer override mode enhancement is available only in the F2810/F2811/F2812 silicon after revision B.

Figure 1–1. Block Diagram of the ADC Module



To obtain the specified accuracy of the ADC, proper board layout is very critical. To the best extent possible, traces leading to the ADCINxx pins should not run in close proximity to the digital signal paths. This is to minimize switching noise on the digital lines from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be used to isolate the ADC module power pins from the digital supply.

Table 1–1. ADC Registers

NAME	ADDRESS RANGE	SIZE (x16) <sup>†</sup>	DESCRIPTION
ADCTRL1	0x0000–7100	1	ADC Control Register 1
ADCTRL2	0x0000–7101	1	ADC Control Register 2
ADCMAXCONV	0x0000–7102	1	ADC Maximum Conversion Channels Register
ADCCHSELSEQ1	0x0000–7103	1	ADC Channel Select Sequencing Control Register 1
ADCCHSELSEQ2	0x0000–7104	1	ADC Channel Select Sequencing Control Register 2
ADCCHSELSEQ3	0x0000–7105	1	ADC Channel Select Sequencing Control Register 3
ADCCHSELSEQ4	0x0000–7106	1	ADC Channel Select Sequencing Control Register 4
ADCASEQSR	0x0000–7107	1	ADC Auto-Sequence Status Register
ADCRESULT0	0x0000–7108	1	ADC Conversion Result Buffer Register 0
ADCRESULT1	0x0000–7109	1	ADC Conversion Result Buffer Register 1
ADCRESULT2	0x0000–710A	1	ADC Conversion Result Buffer Register 2
ADCRESULT3	0x0000–710B	1	ADC Conversion Result Buffer Register 3
ADCRESULT4	0x0000–710C	1	ADC Conversion Result Buffer Register 4
ADCRESULT5	0x0000–710D	1	ADC Conversion Result Buffer Register 5
ADCRESULT6	0x0000–710E	1	ADC Conversion Result Buffer Register 6
ADCRESULT7	0x0000–710F	1	ADC Conversion Result Buffer Register 7
ADCRESULT8	0x0000–7110	1	ADC Conversion Result Buffer Register 8
ADCRESULT9	0x0000–7111	1	ADC Conversion Result Buffer Register 9
ADCRESULT10	0x0000–7112	1	ADC Conversion Result Buffer Register 10
ADCRESULT11	0x0000–7113	1	ADC Conversion Result Buffer Register 11
ADCRESULT12	0x0000–7114	1	ADC Conversion Result Buffer Register 12
ADCRESULT13	0x0000–7115	1	ADC Conversion Result Buffer Register 13
ADCRESULT14	0x0000–7116	1	ADC Conversion Result Buffer Register 14
ADCRESULT15	0x0000–7117	1	ADC Conversion Result Buffer Register 15
ADCTRL3	0x0000–7118	1	ADC Control Register 3
ADCST	0x0000–7119	1	ADC Status Register
reserved	0x0000–711A 0x0000–711F	6	

<sup>†</sup> The registers in this table are mapped to Peripheral Frame 1. This space only allows 16-bit accesses. 32-bit accesses produce undefined results.

## 1.2 Autoconversion Sequencer Principle of Operation

The ADC sequencer consists of two independent 8-state sequencers (SEQ1 and SEQ2) that can also be cascaded together to form one 16-state sequencer (SEQ). The word “state” represents the number of autoconversions that can be performed with the sequencer. Block diagrams of the single (16-state, cascaded) and dual (two 8-state, separated) sequencer modes are shown in Figure 1–4 and Figure 1–5, respectively.

In both cases, the ADC has the ability to autosequence a series of conversions. This means that each time the ADC receives a start-of-conversion request, it can perform multiple conversions automatically. For every conversion, any one of the available 16 input channels can be selected through the analog mux. After conversion, the digital value of the selected channel is stored in the appropriate result register (ADCRESULTn). (The first result is stored in ADCRESULT0, the second result in ADCRESULT1, and so on). It is also possible to sample the same channel multiple times, allowing the user to perform “over-sampling”, which gives increased resolution over traditional single-sampled conversion results.

---

**Note: Dual-Sequencer Mode**

In the sequential sampling dual-sequencer mode, a pending SOC request from either sequencer is taken up as soon as the sequence initiated by the currently active sequencer is completed. For example, assume that the A/D converter is busy catering to SEQ2 when an SOC request from SEQ1 occurs. The A/D converter will start SEQ1 immediately after completing the request in progress on SEQ2. If SOC requests are pending from both SEQ1 and SEQ2, the SOC for SEQ1 has priority. For example, assume that the A/D converter is busy catering to SEQ1. During that process, SOC requests from both SEQ1 and SEQ2 are made. When SEQ1 completes its already active sequence, the SOC request for SEQ1 will be taken up immediately. The SOC request for SEQ2 will remain pending.

---


The ADC can also operate in simultaneous sampling mode or sequential sampling mode. For each conversion (or pair of conversions in simultaneous sampling mode), the current CONVxx bit field defines the pin (or pair of pins) to be sampled and converted. In sequential sampling mode, all four bits of CONVxx define the input pin. The MSB defines with which sample-and-hold buffer the input pin is associated, and the three LSBs define the offset. For example, if CONVxx contains the value 0101b, ADCINA5 is the selected input pin. If it contains the value 1011b, ADCINB3 is the selected input pin. In simultaneous sampling mode, the MSB of the CONVxx register is discarded. Each sample and hold buffer samples the associated pin given by the offset provided in the three LSBs of the CONVxx register. For instance, if the

CONVxx register contains the value 0110b, ADCINA6 is sampled by S/H-A and ADCINB6 is sampled by S/H-B. If the value is 1001b, ADCINA1 is sampled by S/H-A and ADCINB1 is sampled by S/H-B. The voltage in S/H-A is converted first, followed by the S/H-B voltage. The result of the S/H-A conversion is placed in the current ADCRESULTn register (ADCRESULT0 for SEQ1, assuming the sequencer has been reset). The result of the S/H-B conversion is placed in the next ADCRESULTn register (ADCRESULT1 for SEQ1, assuming the sequencer has been reset). The result register pointer is then increased by two (to point to ADCRESULT2 for SEQ1, assuming the sequencer had originally been reset).

### 1.2.1 Sequential Sampling Mode

Figure 1–2 shows the timing of sequential sampling mode. In this example, the ACQ\_PS3–0 bits are set to 0001b.

Figure 1–2. Sequential Sampling Mode (SMODE=0)



† ADC channel address contained in [CONV00] 4-bit register; CONV00 for SEQ1 and CONV08 for SEQ2


Legend: C1 – Duration of time for result register update

S – Acquisition window

## 1.2.2 Simultaneous Sampling Mode

Figure 1–3 describes the timing of simultaneous sampling mode. In this example, the ACQ\_PS3 bits are set to 0001b.

Figure 1–3. Simultaneous Sampling Mode (SMODE=1)



† ADC channel address contained in [CONV00] 4-bit register;

[CONV00] means A0/B0 channels;

[CONV01] means A1/B1 channels.

Legend: C1 – Duration of time for Ax channel result in result register

C2 – Duration of time for Bx channel result in result register

S – Acquisition window

Figure 1–4. Block Diagram of Autosequenced ADC in Cascaded Mode





Figure 1–5. Block Diagram of Autosequenced ADC With Dual Sequencers





**Note: One ADC Shared in Dual-Sequencer Mode**

There is only one ADC in the DSP. This converter is shared by the two sequencers in dual-sequencer mode.

The sequencer operation for both 8-state and 16-state modes is almost identical; the few differences are highlighted in Table 1–2.

*Table 1–2. Comparison of Single and Cascaded Operating Modes*

Feature	Single 8-state sequencer #1 (SEQ1)	Single 8-state sequencer #2 (SEQ2)	Cascaded 16-state sequencer (SEQ)
Start-of-conversion (SOC) triggers	EVA, software, external pin	EVB, software	EVA, EVB, software, external pin
Maximum number of autoconversions (i.e., sequence length)	8	8	16
Autostop at end-of-sequence (EOS)	Yes	Yes	Yes
Arbitration priority	High	Low	Not applicable
ADC conversion result register locations	0 to 7	8 to 15	0 to 15
ADCCHSELSEQn bit field assignment	CONV00 to CONV07	CONV08 to CONV15	CONV00 to CONV15

For convenience, the sequencer states will be subsequently referred to as:

- ☐ For SEQ1: CONV00 to CONV07
- ☐ For SEQ2: CONV08 to CONV15
- ☐ For Cascaded SEQ: CONV00 to CONV15

The analog input channel selected for each sequenced conversion is defined by CONVnn bit fields in the ADC input channel select sequencing control registers (ADCCHSELSEQn). CONVnn is a 4-bit field that specifies any one of the 16 channels for conversion. Since a maximum of 16 conversions in a sequence is possible when using the sequencers in cascaded mode, 16 such 4-bit fields (CONV00 – CONV15) are available and are spread across four 16-bit registers (ADCCHSELSEQ1 – ADCCHSELSEQ4). The CONVnn bits can have any value from 0 to 15. The analog channels can be chosen in any desired order and the same channel may be selected multiple times.

### 1.2.3 Simultaneous Sampling Dual Sequencer Mode Example

Example initialization:

```
AdcRegs.ADCTRL3.bit.SMODE_SEL = 1;          // Setup simultaneous sampling mode
AdcRegs.ADCMAXCONV.all = 0x0033;             // 4 double conv's each sequencer (8 total)
AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0;       // Setup conv from ADCINA0 & ADCINB0
AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1;       // Setup conv from ADCINA1 & ADCINB1
AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2;       // Setup conv from ADCINA2 & ADCINB2
AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3;       // Setup conv from ADCINA3 & ADCINB3
AdcRegs.ADCCHSELSEQ3.bit.CONV08 = 0x4;       // Setup conv from ADCINA4 & ADCINB4
AdcRegs.ADCCHSELSEQ3.bit.CONV09 = 0x5;       // Setup conv from ADCINA5 & ADCINB5
AdcRegs.ADCCHSELSEQ3.bit.CONV10 = 0x6;       // Setup conv from ADCINA6 & ADCINB6
AdcRegs.ADCCHSELSEQ3.bit.CONV11 = 0x7;       // Setup conv from ADCINA7 & ADCINB7
```

If SEQ1 and SEQ2 were both executed, the results would go to the following RESULT registers:

```
ADCINA0 -> ADCRESULT0
ADCINB0 -> ADCRESULT1
ADCINA1 -> ADCRESULT2
ADCINB1 -> ADCRESULT3
ADCINA2 -> ADCRESULT4
ADCINB2 -> ADCRESULT5
ADCINA3 -> ADCRESULT6
ADCINB3 -> ADCRESULT7
ADCINA4 -> ADCRESULT8
ADCINB4 -> ADCRESULT9
ADCINA5 -> ADCRESULT10
ADCINB5 -> ADCRESULT11
ADCINA6 -> ADCRESULT12
ADCINB6 -> ADCRESULT13
ADCINA7 -> ADCRESULT14
ADCINB7 -> ADCRESULT15
```

### 1.2.4 Simultaneous Sampling Cascaded Sequencer Mode Example

```
AdcRegs.ADCTRL3.bit.SMODE_SEL = 1;      // Setup simultaneous sampling mode
AdcRegs.ADCTRL1.bit.SEQ_CASC  = 1;      // Setup cascaded sequencer mode
AdcRegs.ADCMAXCONV.all        = 0x0007; // 8 double conv's (16 total)
AdcRegs.ADCCHSELSEQ1.bit.CONV00 = 0x0;  // Setup conv from ADCINA0 & ADCINB0
AdcRegs.ADCCHSELSEQ1.bit.CONV01 = 0x1;  // Setup conv from ADCINA1 & ADCINB1
AdcRegs.ADCCHSELSEQ1.bit.CONV02 = 0x2;  // Setup conv from ADCINA2 & ADCINB2
AdcRegs.ADCCHSELSEQ1.bit.CONV03 = 0x3;  // Setup conv from ADCINA3 & ADCINB3
AdcRegs.ADCCHSELSEQ2.bit.CONV04 = 0x4;  // Setup conv from ADCINA4 & ADCINB4
AdcRegs.ADCCHSELSEQ2.bit.CONV05 = 0x5;  // Setup conv from ADCINA5 & ADCINB5
AdcRegs.ADCCHSELSEQ2.bit.CONV06 = 0x6;  // Setup conv from ADCINA6 & ADCINB6
AdcRegs.ADCCHSELSEQ2.bit.CONV07 = 0x7;  // Setup conv from ADCINA7 & ADCINB7
```

If the cascaded SEQ was executed, the results would go to the following ADCRESULT registers:

```
ADCINA0 -> ADCRESULT0
ADCINB0 -> ADCRESULT1
ADCINA1 -> ADCRESULT2
ADCINB1 -> ADCRESULT3
ADCINA2 -> ADCRESULT4
ADCINB2 -> ADCRESULT5
ADCINA3 -> ADCRESULT6
ADCINB3 -> ADCRESULT7
ADCINA4 -> ADCRESULT8
ADCINB4 -> ADCRESULT9
ADCINA5 -> ADCRESULT10
ADCINB5 -> ADCRESULT11
ADCINA6 -> ADCRESULT12
ADCINB6 -> ADCRESULT13
ADCINA7 -> ADCRESULT14
ADCINB7 -> ADCRESULT15
```

### 1.3 Uninterrupted Autosequenced Mode

The following description applies to the 8-state sequencers (SEQ1 or SEQ2). In this mode, SEQ1/SEQ2 can autosequence up to eight conversions of any channel in a single sequencing session (16 when sequencers are cascaded together). Figure 1–6 shows the flow diagram. The result of each conversion is stored in one of the eight result registers (ADCRESULT0 – ADCRESULT7 for SEQ1 and ADCRESULT8 – ADCRESULT15 for SEQ2). These registers are filled from the lowest address to the highest address.

The number of conversions in a sequence is controlled by MAX CONVn (a 3-bit or 4-bit field in the ADCMAXCONV register), which is automatically loaded into the sequencing counter status bits (SEQ CNTR3 – 0) in the autosequence status register (ADCASEQSR) at the start of an autosequenced conversion session. The MAX CONVn field can have a value ranging from zero to seven (0 to 15 when sequencers are cascaded together). SEQ CNTRn bits count down from their loaded value as the sequencer starts from state CONV00 and continues sequentially (CONV01, CONV02, and so on) until SEQ CNTRn has reached zero. The number of conversions completed during an autosequencing session is equal to (MAX CONVn + 1).

#### Example 1–1. Conversion in Dual-Sequencer Mode Using SEQ1


Suppose seven conversions are desired from SEQ1 (i.e., inputs ADCINA2 and ADCINA3 twice, then ADCINA6, ADCINA7, and ADCINB4 must be converted as part of the autosequenced session), then MAX CONV1 should be set to 6 and the ADCCHSELSEQn registers should be set to the values shown in the table below:

	Bits 15–12	Bits 11–8	Bits 7–4	Bits 3–0	
70A3h	3	2	3	2	ADCCHSELSEQ1
70A4h	x	12	7	6	ADCCHSELSEQ2
70A5h	x	x	x	x	ADCCHSELSEQ3
70A6h	x	x	x	x	ADCCHSELSEQ4

**Note:** Values are in decimal, and x = don't care

Conversion begins once the start-of-conversion (SOC) trigger is received by the sequencer. The SOC trigger also loads the SEQ CNTRn bits. Those channels that are specified in the ADCCHSELSEQn registers are taken up for conversion, in the predetermined sequence. The SEQ CNTRn bits are decremented by one automatically after every conversion. Once SEQ CNTRn reaches zero, two things can happen, depending on the status of the continuous run bit (CONT RUN) in the ADCTRL1 register.

Figure 1–6. Flow Chart for Uninterrupted Autosequenced Mode



**Note:** Flow chart corresponds to CONT RUN bit = 0 and INT MOD SEQn bit = 0.

- ❑ If CONT RUN is set, the conversion sequence starts all over again automatically (i.e., SEQ CNTRn gets reloaded with the original value in MAX CONV1 and SEQ1 state is set to CONV00 [See Section 1.7 for more options). In this case, to avoid overwriting the data, you must ensure that the result registers are read before the next conversion sequence begins. The arbitration logic designed into the ADC ensures that the result registers are not corrupted should a contention arise (ADC module trying to write into the result registers while you try to read from them at the same time).
- ❑ If CONT RUN is not set, the sequencer stays in the last state (CONV06, in this example) and SEQ CNTRn continues to hold a value of zero. To repeat the sequence on the next SOC, the sequencer must be reset using the RST SEQn bit prior to the next SOC.

If the interrupt flag is set every time SEQ CNTRn reaches zero (INT ENA SEQn = 1 and INT MOD SEQ1 = 0), you can (if needed) manually reset the sequencer (using the RST SEQn bit in the ADCTRL2 register) in the interrupt service routine (ISR). This causes the SEQn state to be reset to its original value (CONV00 for SEQ1 and CONV08 for SEQ2). This feature is useful in the Start/Stop operation of the sequencer. Example 1–1 also applies to SEQ2 and the cascaded 16-state sequencer (SEQ) with differences outlined in Table 1–2.

### 1.3.1 Sequencer Start/Stop Mode (Sequencer “Start/Stop” Operation With Multiple “Time-Sequenced Triggers”)


In addition to the uninterrupted autosequenced mode, any sequencer (SEQ1, SEQ2, or SEQ) can be operated in a stop/start mode which is synchronized to multiple start-of-conversion (SOC) triggers, separated in time. This mode is identical to Example 1–1, but the sequencer is allowed to be retriggered without being reset to the initial state CONV00, once it has finished its first sequence (i.e., the sequencer is not reset in the interrupt service routine). Therefore, when one conversion sequence ends, the sequencer stays in the current conversion state. The continuous run bit (CONT RUN) in the ADCTRL1 register must be set to zero (i.e., disabled) for this mode.

#### *Example 1–2. Sequencer Start/Stop Operation*

Requirement: To start three autoconversions (e.g.,  $I_1, I_2, I_3$ ) off trigger 1 (underflow) and three autoconversions (e.g.,  $V_1, V_2, V_3$ ) off trigger 2 (period). Triggers 1 and 2 are separated in time by, say, 25  $\mu$ s and are provided by Event Manager A (EVA). See Figure 1–7. Only SEQ1 is used in this case.

*Note: Triggers 1 and 2 may be an SOC signal from EVA, external pin, or software. The same trigger source may occur twice to satisfy the dual-trigger requirement of this example.*

Figure 1–7. Example of Event Manager Triggers to Start the Sequencer



Here MAX CONV1 is set to 2 and the ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQn) are set to:

	Bits 15–12	Bits 11–8	Bits 7–4	Bits 3–0	
70A3h	V <sub>1</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	ADCCHSELSEQ1
70A4h	x	x	V <sub>3</sub>	V <sub>2</sub>	ADCCHSELSEQ2
70A5h	x	x	x	x	ADCCHSELSEQ3
70A6h	x	x	x	x	ADCCHSELSEQ4

Once reset and initialized, SEQ1 waits for a trigger. With the first trigger, three conversions with channel-select values of: CONV00 (I<sub>1</sub>), CONV01 (I<sub>2</sub>), and CONV02 (I<sub>3</sub>) are performed. SEQ1 then waits at current state for another trigger. Twenty-five microseconds later when the second trigger arrives, another three conversions occur, with channel-select values of CONV03 (V<sub>1</sub>), CONV04 (V<sub>2</sub>), and CONV05 (V<sub>3</sub>).

The value of MAX CONV1 is automatically loaded into SEQ CNTRn for both trigger cases. If a different number of conversions are required at the second trigger point, you must (at some appropriate time before the second trigger) change the value of MAX CONV1 through software, otherwise, the current

(originally loaded) value will be reused. This can be done by an ISR that changes the value of MAX CONV1 at the appropriate time. The interrupt operation modes are described in section 1.3.4, *Interrupt Operation During Sequenced Conversions*, on page 1-18.

At the end of the second autoconversion session, the ADC result registers will have the following values:

Buffer Register	ADC conversion result buffer
ADCRESLT0	I <sub>1</sub>
ADCRESLT1	I <sub>2</sub>
ADCRESLT2	I <sub>3</sub>
ADCRESLT3	V <sub>1</sub>
ADCRESLT4	V <sub>2</sub>
ADCRESLT5	V <sub>3</sub>
ADCRESLT6	x
ADCRESLT7	x
ADCRESLT8	x
ADCRESLT9	x
ADCRESLT10	x
ADCRESLT11	x
ADCRESLT12	x
ADCRESLT13	x
ADCRESLT14	x
ADCRESLT15	x

At this point, SEQ1 keeps “waiting” at the current state for another trigger. Now, the user can reset SEQ1 (by software) to state CONV00 and repeat the same trigger1,2 sessions.

### 1.3.2 Simultaneous Sampling Mode

The ADC has the ability to sample two ADCINxx inputs simultaneously, provided that one input is from the range ADCINA0 – ADCINA7 and the other input is from the range ADCINB0 – ADCINB7. Furthermore, the two inputs must have the same sample-and-hold offset (i.e., ADCINA4 and ADCINB4, but not ADCINA7 and ADCINB6). To put the ADC into simultaneous sampling mode, the SMODE\_SEL bit in the ADCTRL3 register must be set. See section 1.2 for details.



### 1.3.3 Input Trigger Description

Each sequencer has a set of trigger inputs that can be enabled/disabled. The valid input triggers for SEQ1, SEQ2, and cascaded SEQ is as follows:

SEQ1 (sequencer 1)	SEQ2 (sequencer 2)	Cascaded SEQ
Software trigger (software SOC)	Software trigger (software SOC)	Software trigger (software SOC)
Event manager A (EVA SOC)	Event manager B (EVB SOC)	Event manager A (EVA SOC)
External SOC pin		Event manager B (EVB SOC)
		External SOC pin

Note that:

- ☐ An SOC trigger can initiate an autoconversion sequence whenever a sequencer is in an idle state. An idle state is either CONV00 prior to receiving a trigger, or any state which the sequencer lands on at the completion of a conversion sequence, i.e., when SEQ CNTRn has reached a count of zero.
- ☐ If an SOC trigger occurs while a current conversion sequence is underway, it sets the SOC SEQn bit (which would have been cleared on the commencement of a previous conversion sequence) in the ADCTRL2 register. If yet another SOC trigger occurs, it is lost (i.e., when the SOC SEQn bit is already set (SOC pending), subsequent triggers will be ignored).
- ☐ Once triggered, the sequencer cannot be stopped/halted in mid sequence. The program must either wait until an End-of-Sequence (EOS) or initiate a sequencer reset, which brings the sequencer immediately back to the idle start state (CONV00 for SEQ1 and cascaded cases; CONV08 for SEQ2).
- ☐ When SEQ1/2 are used in cascaded mode, triggers going to SEQ2 are ignored, while SEQ1 triggers are active. Cascaded mode can be viewed as SEQ1 with 16 states instead of eight.

### 1.3.4 Interrupt Operation During Sequenced Conversions

The sequencer can generate interrupts under two operating modes. These modes are determined by the Interrupt-Mode-Enable Control bits in ADCTRL2.

A variation of Example 1–2 can be used to show how interrupt mode 1 and mode 2 are useful under different operating conditions.

**Case 1:** Number of samples in the first and second sequences are not equal

☐ Mode 1 Interrupt operation (i.e., Interrupt request occurs at every EOS)

- 1) Sequencer is initialized with  $\text{MAX CONVn} = 1$  for converting  $I_1$  and  $I_2$
- 2) At ISR "a",  $\text{MAX CONVn}$  is changed to 2 (by software) for converting  $V_1$ ,  $V_2$ , and  $V_3$
- 3) At ISR "b", the following events take place :
  - 1)  $\text{MAX CONVn}$  is changed to 1 again for converting  $I_1$  and  $I_2$ .
  - 2) Values  $I_1$ ,  $I_2$ ,  $V_1$ ,  $V_2$ , and  $V_3$  are read from ADC result registers.
  - 3) The sequencer is reset.
- 4) Steps 2 and 3 are repeated. Note that the interrupt flag is set every time  $\text{SEQ CNTRn}$  reaches zero and both interrupts are recognized.

**Case 2:** Number of samples in the first and second sequences are equal

☐ Mode 2 Interrupt operation (i.e., Interrupt request occurs at every other EOS)


- 1) Sequencer is initialized with  $\text{MAX CONVn} = 2$  for converting  $I_1$ ,  $I_2$ , and  $I_3$  (or  $V_1$ ,  $V_2$ , and  $V_3$ ).
- 2) At ISR "b" and "d", the following events take place :
  - 1) Values  $I_1$ ,  $I_2$ ,  $I_3$ ,  $V_1$ ,  $V_2$ , and  $V_3$  are read from ADC result registers.
  - 2) The sequencer is reset.
- 3) Step 2 is repeated.

**Case 3:** Number of samples in the first and second sequences are equal (with dummy read)

☐ Mode 2 Interrupt operation (i.e., Interrupt request occurs at every other EOS)

- 1) Sequencer is initialized with  $\text{MAX CONVn} = 2$  for  $I_1$ ,  $I_2$ , x sampling
- 2) At ISR “b” and “d”, the following events take place :
  - 1) Values  $I_1$ ,  $I_2$ , x,  $V_1$ ,  $V_2$ , and  $V_3$  are read from ADC result registers.
  - 2) The sequencer is reset.
- 3) Step 2 is repeated. Note that the third I-sample (x) is a dummy sample, and is not really required. However, to minimize ISR overhead and CPU intervention, advantage is taken of the “every other” Interrupt request feature of Mode 2.


Figure 1–8. Interrupt Operation During Sequenced Conversions



## 1.4 ADC Clock Prescaler

The peripheral clock HSPCLK is divided down by the ADCCLKPS[3:0] bits of the ADCTRL3 register. An extra divide-by-two is provided via the CPS bit of the ADCTRL1 register. In addition, the ADC can be tailored to accommodate variations in source impedances by widening the sampling/acquisition period. This is controlled by the ACQ\_PS3-0 bits in the ADCTRL1 register. These bits do not affect the conversion portion of the S/H and conversion process, but do extend the length of time in which the sampling portion takes by extending the start of the conversion pulse. See Figure 1–9.

Figure 1–9. ADC Core Clock and Sample-and-Hold (S/H) Clock




**Note:** See register bit definition for clock divider ratio and S/H pulse control. S/H pulse width determines the size of acquisition window (the time period for which sampling switch is closed).

### 1.4.1 ADC-module clock and sample rate

The ADC module has several prescaler stages to generate any desired ADC operating clock speed. The following diagram defines the clock selection stages that feed the ADC module.

Figure 1–10. Clock Chain to the ADC



*Example 1–3. Clock Chain to the ADC*

XCLKIN	PLLCR[3:0]	HSPCLK	ADCTRL3[4–1]	ADCTRL1[7]	ADC_CLK	ADCTRL1[11–8]	SH Width
	0000b	HSPCP = 0	ADCLKPS = 0	CPS=1		ACQ_PS = 0	
30 MHz	15 MHz	15 MHz	15 MHz	7.5 MHz	7.5 MHz	SH pulse clock	1
	1010b	HSPCP = 3	ADCLKPS = 2	CPS = 1		ACQ_PS = 15	
30 MHz	150 MHz	$150/2 \times 3 = 25$ MHz	$25/2 \times 2 = 6.25$ MHz	$6.25/2 \times 1 = 3.125$ MHz	3.125 MHz	SH pulse/clock = 16	16

## 1.5 Low-Power Modes

The ADC supports three separate power sources each controlled by independent bits in the ADCTRL3 register. These three bits combine to make up three power levels: ADC power up, ADC power down, and ADC off.

*Table 1–3. Power Options*

Power Level	ADCBGRFDN1	ADCBGRFDN0	ADCPWDN
ADC power up	1	1	1
ADC power down	1	1	0
ADC off	0	0	0
Reserved	1	0	X
Reserved	0	1	X

## 1.6 Power-up Sequence

The ADC resets to the ADC off state. When powering up the ADC, use the following sequence:

- 1) If external reference is desired, enable this mode using bit 8 in the ADCCTRL3 Register. This mode must be enabled before band gap is powered. This avoids internal reference signals (ADCREFP and ADCREFM) driving external reference sources if present on the board.
- 2) Power up the reference and bandgap circuits for at least 7 ms before powering up the rest of the ADC analog circuitry.
- 3) After the ADC has been fully powered up, an additional delay of at least 20  $\mu$ s is required before performing the first ADC conversion.

When powering down the ADC, all three bits can be cleared simultaneously. The ADC power level must be controlled via software and they are independent of the state of the device power modes.

---

**Note: Follow Power-up Sequence**

For reliability and accuracy, the power-up sequence must be followed precisely. See the most recent data sheet for timing data.

---



## 1.7 Sequencer Override Feature

**Note: Override Feature on F2810/F2811/F2812 Rev C Silicon and Later**

The sequencer override feature is not available on Revisions A and B of the F2810/F2812 silicon. It will be available on all subsequent revisions.

In normal operation, sequencers SEQ1, SEQ2 or cascaded SEQ1 help to convert selected ADC channels and store them in the respective ADCRESULTn registers, sequentially. The sequence naturally wraps around at the end of the MAX CONVn setting. With the sequencer override feature, the natural wraparound of the sequencers can be controlled in software. The sequencer override feature was added as bit 5 of the ADC Control Register 1 (ADCCTRL1).

For example, assume the SEQ OVRD bit is 0 and the ADC is in cascaded-sequencer, continuous-conversion mode with MAX CONV1 set to 7. Normally, the sequencer would increment sequentially and update up to ADCRESULT7 register with ADC conversions and wraps around to 0. At the end of the ADCRESULT7 register update, the relevant interrupt flag would be set.

With the new SEQ OVRD bit set to 1, the sequencer updates seven result registers and does *not* wrap around to 0. Instead, the sequencer will increment sequentially and update the ADCRESULT8 register onwards until the ADCRESULT15 register is reached. After updating ADCRESULT15 register, the natural wrap around to 0 will occur. This feature treats the result registers (0–15) like a FIFO for sequential data capture from the ADC. This feature is very helpful to capture ADC data when ADC conversions are done at the maximum data rate.

Recommendations and caution on sequencer override feature:

- ☐ After reset, this SEQ OVRD bit will be 0; therefore the sequencer override feature remains disabled.
- ☐ When SEQ \_OVRD bit is set for all nonzero values of MAX CONVn, the related interrupt flag bit will be set for every MAX CONVn count of result register update.

For example, if ADCMAXCONV is set to 3, then the interrupt flag for the selected sequencer will be set every three result register updates. The wrap-around always occurs at the end of the sequencer (i.e., after ADCRESULT15 register update in cascaded sequencer mode).

- ☐ This will be functional in conversions using SEQ1, SEQ2 and cascaded sequencers using SEQ1.

- ☐ It is recommended that this feature not be enabled/controlled dynamically within the program. Always enable this feature during the ADC module initialization.
- ☐ In continuous-conversion mode with sequencer changes, the ADC channel address uses the preset values in CONVxx registers. If continuous conversions of the same channel are needed then all the CONVxx registers should have the same channel address.

For example, to get 16 contiguous samples for the ADCINA0 channel using the sequencer override feature, all 16 CONVxx registers should be set to 0x0000.



# ADC Registers

---

---

---

This chapter contains the ADC registers and bit definitions, with the registers grouped by function.

Topic	Page
2.1 ADC Control Registers .....	2-2
2.2 Maximum Conversion Channels Register (ADC_MAXCONV) .....	2-10
2.3 Autosequence Status Register (ADC_SEQSR) .....	2-12
2.4 ADC Status and Flag Register (ADC_ST) .....	2-14
2.5 ADC Input Channel Select Sequencing Control Registers .....	2-16
2.6 ADC Conversion Result Buffer Registers (ADC_RESULTn) .....	2-18

## 2.1 ADC Control Registers

Figure 2–1. ADC Control Register 1 (ADCTRL1) (Address Offset 00h)

15	14	13	12	11	10	9	8
Reserved	RESET	SUSMOD1	SUSMOD0	ACQ PS3	ACQ PS2	ACQ PS1	ACQ PS0
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7	6	5	4	3			0
CPS	CONT RUN	SEQ1 OVRD	SEQ CASC	Reserved			
R/W-0	R/W-0	R/W-0	R/W-0	R-0			

**Note:** R = Read, W = Write, -n = value after reset

Bit(s)	Name	Description				
15	Reserved	Reads return a zero. Writes have no effect.				
14	RESET	<p>ADC module software reset. This bit causes a master reset on the entire ADC module. All register bits and sequencer state machines are reset to the initial state as occurs when the device reset pin is pulled low (or after a power-on reset).</p> <p>This is a one-time-effect bit, meaning this bit is self-cleared immediately after it is set to 1. Read of this bit always returns a 0. Also, the reset of ADC has a latency of three clock cycle (that is, other ADC control register bits should not be modified until three cycle after the instruction that resets the ADC).</p> <table><tr><td>0</td><td>No effect</td></tr><tr><td>1</td><td>Resets entire ADC module (bit is then set back to 0 by ADC logic)</td></tr></table> <p><b>Note:</b> The ADC module is reset during a system reset. If an ADC module reset is desired at any other time, you can do so by writing a 1 to this bit. After 12 NOPs, you can then write the appropriate values to the ADCTRL1 register bits:</p> <pre>MOV ADCTRL1, #01xxxxxxxxxxxxxb; Resets the ADC (RESET = 1) RPT    #12  NOP                                     ; Provides the required delay  ; between writes to ADCTRL1  NOP  MOV ADCTRL1, #00xxxxxxxxxxxxxb ; Configures ADCTRL1 to user-  ; desired value</pre> <p>Note that the second MOV is not required if the default configuration is sufficient.</p>	0	No effect	1	Resets entire ADC module (bit is then set back to 0 by ADC logic)
0	No effect					
1	Resets entire ADC module (bit is then set back to 0 by ADC logic)					

Figure 2–1. ADC Control Register 1 (ADCTRL1) (Address Offset 00h) (Continued)

Bit(s)	Name	Description												
13–12	SUSMOD1– SUSMOD0	Emulation-suspend mode. These bits determine what occurs when an emulation-suspend occurs (due to the debugger hitting a breakpoint, for example). <table><tr><td>0</td><td>0</td><td>Mode 0. Emulation suspend is ignored.</td></tr><tr><td>0</td><td>1</td><td>Mode 1. Sequencer and other wrapper logic stops after current <b>sequence</b> is complete, final result is latched, and state machine is updated.</td></tr><tr><td>1</td><td>0</td><td>Mode 2. Sequencer and other wrapper logic stops after current <b>conversion</b> is complete, result is latched, and state machine is updated.</td></tr><tr><td>1</td><td>1</td><td>Mode 3. Sequencer and other wrapper logic stops immediately on emulation suspend.</td></tr></table>	0	0	Mode 0. Emulation suspend is ignored.	0	1	Mode 1. Sequencer and other wrapper logic stops after current <b>sequence</b> is complete, final result is latched, and state machine is updated.	1	0	Mode 2. Sequencer and other wrapper logic stops after current <b>conversion</b> is complete, result is latched, and state machine is updated.	1	1	Mode 3. Sequencer and other wrapper logic stops immediately on emulation suspend.
0	0	Mode 0. Emulation suspend is ignored.												
0	1	Mode 1. Sequencer and other wrapper logic stops after current <b>sequence</b> is complete, final result is latched, and state machine is updated.												
1	0	Mode 2. Sequencer and other wrapper logic stops after current <b>conversion</b> is complete, result is latched, and state machine is updated.												
1	1	Mode 3. Sequencer and other wrapper logic stops immediately on emulation suspend.												
11–8	ACQ_PS3 – ACQ_PS0	Acquisition window size. This bit field controls the width of SOC pulse, which, in turn, determines for what time duration the sampling switch is closed. The width of SOC pulse is ADCTRL1[11:8] + 1 times the ADCLK period.												
7	CPS	Core clock prescaler. The prescaler is applied to divided device peripheral clock, HSPCLK. <table><tr><td>0</td><td><math>F_{clk} = CLK/1</math>.</td></tr><tr><td>1</td><td><math>F_{clk} = CLK/2</math></td></tr></table> <p><b>Note:</b> CLK = Prescaled HSPCLK (ADCCLKPS3–0)</p>	0	$F_{clk} = CLK/1$ .	1	$F_{clk} = CLK/2$								
0	$F_{clk} = CLK/1$ .													
1	$F_{clk} = CLK/2$													
6	CONT RUN	Continuous run. This bit determines whether the sequencer operates in continuous conversion mode or start-stop mode. This bit can be written while a current conversion sequence is active. This bit will take effect at the end of the current conversion sequence; i.e., software can set/clear this bit until EOS has occurred, for valid action to be taken. In the continuous conversion mode, there is no need to reset the sequencer; however, the sequencer must be reset in the start-stop mode to put the converter in state CONV00. <table><tr><td>0</td><td>Start-stop mode. Sequencer stops after reaching EOS. On the next SOC, the sequencer starts from the state where it ended unless a sequencer reset is performed.</td></tr><tr><td>1</td><td>Continuous conversion mode. After reaching EOS, the sequencer starts all over again from state CONV00 (for SEQ1 and cascaded) or CONV08 (for SEQ2).</td></tr></table>	0	Start-stop mode. Sequencer stops after reaching EOS. On the next SOC, the sequencer starts from the state where it ended unless a sequencer reset is performed.	1	Continuous conversion mode. After reaching EOS, the sequencer starts all over again from state CONV00 (for SEQ1 and cascaded) or CONV08 (for SEQ2).								
0	Start-stop mode. Sequencer stops after reaching EOS. On the next SOC, the sequencer starts from the state where it ended unless a sequencer reset is performed.													
1	Continuous conversion mode. After reaching EOS, the sequencer starts all over again from state CONV00 (for SEQ1 and cascaded) or CONV08 (for SEQ2).													

Figure 2–1. ADC Control Register 1 (ADCTRL1) (Address Offset 00h) (Continued)

Bit(s)	Name	Description				
5	SEQ OVRD	Sequencer override. Provides additional sequencer flexibility in continuous run mode by overriding the wrapping around at the end of conversions set by MAX CONVn. This bit is not available in revisions A and B of the silicon; in those revisions, it is a reserved read-only bit. <table><tr><td>0</td><td>Disabled – Allows the sequencer to wrap around at the end of conversions set by MAX CONVn.</td></tr><tr><td>1</td><td>Enabled – Overrides the sequencer from wrapping around at the end of conversions set by MAX CONVn. Wraparound occurs only at the end of the sequencer.</td></tr></table>	0	Disabled – Allows the sequencer to wrap around at the end of conversions set by MAX CONVn.	1	Enabled – Overrides the sequencer from wrapping around at the end of conversions set by MAX CONVn. Wraparound occurs only at the end of the sequencer.
0	Disabled – Allows the sequencer to wrap around at the end of conversions set by MAX CONVn.					
1	Enabled – Overrides the sequencer from wrapping around at the end of conversions set by MAX CONVn. Wraparound occurs only at the end of the sequencer.					
4	SEQ CASC	Cascaded sequencer operation. This bit determines whether SEQ1 and SEQ2 operate as two 8-state sequencers or as a single 16-state sequencer (SEQ). <table><tr><td>0</td><td>Dual-sequencer mode. SEQ1 and SEQ2 operate as two 8-state sequencers.</td></tr><tr><td>1</td><td>Cascaded mode. SEQ1 and SEQ2 operate as a single 16-state sequencer (SEQ).</td></tr></table>	0	Dual-sequencer mode. SEQ1 and SEQ2 operate as two 8-state sequencers.	1	Cascaded mode. SEQ1 and SEQ2 operate as a single 16-state sequencer (SEQ).
0	Dual-sequencer mode. SEQ1 and SEQ2 operate as two 8-state sequencers.					
1	Cascaded mode. SEQ1 and SEQ2 operate as a single 16-state sequencer (SEQ).					
3–0	Reserved	Reads return zero. Writes have no effect.				

Figure 2–2. ADC Control Register 2 (ADCTRL2) (Address Offset 01h)

15	14	13	12	11	10	9	8
EVB SOC SEQ	RST SEQ1	SOC SEQ1	Reserved	INT ENA SEQ1	INT MOD SEQ1	Reserved	EVA SOC SEQ1
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R-0	R/W-0
7	6	5	4	3	2	1	0
EXT SOC SEQ1	RST SEQ2	SOC SEQ2	Reserved	INT ENA SEQ2	INT MOD SEQ2	Reserved	EVB SOC SEQ2
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R-0	R/W-0

**Note:** R = Read access, W = Write access, S = Set only, C = Clear, -0 = value after reset

Bit(s)	Name	Description				
15	EVB SOC SEQ	EVB SOC enable for cascaded sequencer ( <i>Note: This bit is active only in cascaded mode.</i> ) <table><tr><td>0</td><td>No action.</td></tr><tr><td>1</td><td>Setting this bit allows the cascaded sequencer to be started by an Event Manager B signal. The Event Manager can be programmed to start a conversion on various events.</td></tr></table>	0	No action.	1	Setting this bit allows the cascaded sequencer to be started by an Event Manager B signal. The Event Manager can be programmed to start a conversion on various events.
0	No action.					
1	Setting this bit allows the cascaded sequencer to be started by an Event Manager B signal. The Event Manager can be programmed to start a conversion on various events.					

Figure 2–2. ADC Control Register 2 (ADCTRL2) (Address Offset 01h (Continued))

Bit(s)	Name	Description
14	RST SEQ1	<p>Reset sequencer1</p> <p>Writing a 1 to this bit resets the sequencer immediately to an initial “pretriggered” state, i.e., waiting for a trigger at CONV00. A currently active conversion sequence will be aborted.</p> <p>0      No action.</p> <p>1      Immediately reset sequencer to state CONV00</p>
13	SOC SEQ1	<p>Start-of-conversion (SOC) trigger for Sequencer 1 (SEQ1). This bit can be set by the following triggers:</p> <ul style="list-style-type: none"> <li>– S/W – Software writing a 1 to this bit</li> <li>– EVA – Event Manager A</li> <li>– EVB – Event Manager B (only in cascaded mode)</li> <li>– EXT – External pin (i.e., the ADCSOC pin)</li> </ul> <p>When a trigger occurs, there are three possibilities:</p> <p><b>Case 1:</b> SEQ1 idle and SOC bit clear SEQ1 starts immediately (under arbiter control). This bit is set and cleared, allowing for any “pending” trigger requests.</p> <p><b>Case 2:</b> SEQ1 busy and SOC bit clear Bit is set signifying a trigger request is pending. When SEQ1 finally starts after completing current conversion, this bit is cleared.</p> <p><b>Case 3:</b> SEQ1 busy and SOC bit set Any trigger occurring in this case is ignored (lost).</p> <p>0      Clears a pending SOC trigger. Note: If the sequencer has already started, this bit is automatically cleared, and hence, writing a zero has no effect; i.e., an already started sequencer cannot be stopped by clearing this bit.</p> <p>1      Software trigger – Start SEQ1 from currently stopped position (i.e., Idle mode)</p>
12	Reserved	Reads return a zero. Writes have no effect.
11	INT ENA SEQ1	<p>SEQ1 interrupt enable. This bit enables the interrupt request to CPU by INT SEQ1.</p> <p>0      Interrupt request by INT SEQ1 is disabled.</p> <p>1      Interrupt request by INT SEQ1 is enabled.</p>

Note: The RST SEQ1 (ADCTRL2.14) and the SOC SEQ1 (ADCTRL2.13) bits should not be set in the same instruction. This resets the sequencer, but does not start the sequence. The correct sequence of operation is to set the RST SEQ1 bit first, and the SOC SEQ1 bit in the following instruction. This ensures that the sequencer is reset and a new sequence started. This sequence applies to the RST SEQ2 (ADCTRL2.6) and SOC SEQ2 (ADCTRL2.5) bits also.



Figure 2–2.ADC Control Register 2 (ADCTRL2) (Address Offset 01h (Continued))

Bit(s)	Name	Description
10	INT MOD SEQ1	SEQ1 interrupt mode. This bit selects SEQ1 interrupt mode. It affects the setting of INT SEQ1 at the end of the SEQ1 conversion sequence.  0     INT SEQ1 is set at the end of every SEQ1 sequence. 1     INT SEQ1 is set at the end of every other SEQ1 sequence.
9	Reserved	Reads return a zero. Writes have no effect.
8	EVA SOC SEQ1	Event Manager A SOC mask bit for SEQ1  0     SEQ1 cannot be started by EVA trigger. 1     Allows SEQ1/SEQ to be started by Event Manager A trigger. The Event Manager can be programmed to start a conversion on various events.
7	EXT SOC SEQ1	External signal start-of-conversion bit for SEQ1  0     No action 1     Setting this bit enables an ADC autoconversion sequence to be started by a signal from the ADCSOC device pin.
6	RST SEQ2	Reset SEQ2  0     No action 1     Immediately resets SEQ2 to an initial “pretriggered” state, i.e., waiting for a trigger at CONV08. A currently active conversion sequence will be aborted.
5	SOC SEQ2	Start of conversion trigger for sequencer 2 (SEQ2). ( <i>Only applicable in dual-se- quencer mode; ignored in cascaded mode.</i> ) This bit can be set by the following triggers: – S/W – Software writing of 1 to this bit – EVB – Event Manager B When a trigger occurs, there are three possibilities: <b>Case 1:</b> SEQ2 idle and SOC bit clear SEQ2 starts immediately (under arbiter control) and the bit is cleared, allowing for any pending trigger requests. <b>Case 2:</b> SEQ2 busy and SOC bit clear Bit is set signifying a trigger request is pending. When SEQ2 finally starts after completing current conversion, this bit will be cleared. <b>Case 3:</b> SEQ2 busy and SOC bit set Any trigger occurring in this case will be ignored (lost).

Figure 2–2. ADC Control Register 2 (ADCTRL2) (Address Offset 01h (Continued))

Bit(s)	Name	Description
0		Clears a Pending SOC trigger <b>Note:</b> If the sequencer has already started, this bit will automatically be cleared, and writing a zero has no effect; i.e., an already started sequencer cannot be stopped by clearing this bit.
1		Starts SEQ2 from currently stopped position (i.e., Idle mode)
4	Reserved	Reads return a zero. Writes have no effect.
3	INT ENA SEQ2	SEQ2 interrupt enable. This bit enables or disables an interrupt request to the CPU by INT SEQ2.  0 Interrupt request by INT SEQ2 is disabled. 1 Interrupt request by INT SEQ2 is enabled.
2	INT MOD SEQ2	SEQ2 interrupt mode. This bit selects SEQ2 interrupt mode. It affects the setting of INT SEQ2 at the end of the SEQ2 conversion sequence.  0 INT SEQ2 is set at the end of every SEQ2 sequence. 1 INT SEQ2 is set at the end of every other SEQ2 sequence.
1	Reserved	Reads return a zero. Writes have no effect.
0	EVB SOC SEQ2	Event Manager B SOC mask bit for SEQ2.  0 SEQ2 cannot be started by EVB trigger. 1 Allows SEQ2 to be started by Event Manager B trigger. The Event Manager can be programmed to start a conversion on various events.

Figure 2–3. ADC Control Register 3 (ADCTRL3)(Address Offset 18h)

15							9	8
Reserved								EXTREF
R-0								R/W-0
7	6	5	4				1	0
ADCBGRFDN1	ADCBGRFDN0	ADCPWDN	ADCCLKPS[3:0]				SMODE_SEL	
R/W-0	R/W-0	R/W-0	R/W-0				R/W-0	

Bit(s)	Name	Description
15–9	Reserved	Reads return a zero. Writes have no effect.

Figure 2–3. ADC Control Register 3 (ADCTRL3)(Address Offset 18h) (Continued)

Bit(s)	Name	Description
8	EXTREF	Enable pins ADCREFM and ADCREFP as input references <ul style="list-style-type: none"><li>0 ADCREFP(2V) and ADCREFM(1V) pins are outputs for internal reference sources.</li><li>1 ADCREFP(2V) and ADCREFM(1V) pins are inputs for external reference voltages.</li></ul>
7–6	ADCBGRFDN[1:0]	ADC bandgap and reference power down. These bits control the power up and power down of the bandgap and reference circuitry inside the analog core. See Section 1.6 for power-up sequence requirements. <ul style="list-style-type: none"><li>00 The bandgap and reference circuitry is powered down.</li><li>11 The bandgap and reference circuitry is powered up.</li></ul>
5	ADCPWDN	ADC power down. This bit controls the power up and power down of all the analog circuitry inside the analog core except the bandgap and reference circuitry. See Section 1.6 for power-up sequence requirements. <ul style="list-style-type: none"><li>0 All analog circuitry inside the core except the bandgap and reference circuitry is powered down.</li><li>1 The analog circuitry inside the core is powered up.</li></ul>

Figure 2–3. ADC Control Register 3 (ADCTRL3) (Address Offset 18h) (Continued)

Bit(s)	Name	Description
4–1	ADCCLKPS [3:0]	Core clock divider. 28x peripheral clock, HSPCLK, is divided by $2^{\text{ADCCLKPS}[3:0]}$ , except when ADCCLKPS[3–0] is 0000, in which case HSPCLK is directly passed on. The divided clock is further divided by ADCTRL1[7]+1 to generate the core clock, ADCLK.
	ADCCLKPS [3:0]	Core Clock Divider    ADCLK
	0000	0 $\text{HSPCLK}/(\text{ADCTRL1}[7] + 1)$
	0001	1 $\text{HSPCLK}/[2^* (\text{ADCTRL1}[7] + 1)]$
	0010	2 $\text{HSPCLK}/[4^* (\text{ADCTRL1}[7] + 1)]$
	0011	3 $\text{HSPCLK}/[6^* (\text{ADCTRL1}[7] + 1)]$
	0100	4 $\text{HSPCLK}/[8^* (\text{ADCTRL1}[7] + 1)]$
	0101	5 $\text{HSPCLK}/[10^* (\text{ADCTRL1}[7] + 1)]$
	0110	6 $\text{HSPCLK}/[12^* (\text{ADCTRL1}[7] + 1)]$
	0111	7 $\text{HSPCLK}/[14^* (\text{ADCTRL1}[7] + 1)]$
	1000	8 $\text{HSPCLK}/[16^* (\text{ADCTRL1}[7] + 1)]$
	1001	9 $\text{HSPCLK}/[18^* (\text{ADCTRL1}[7] + 1)]$
	1010	10 $\text{HSPCLK}/[20^* (\text{ADCTRL1}[7] + 1)]$
	1011	11 $\text{HSPCLK}/[22^* (\text{ADCTRL1}[7] + 1)]$
	1100	12 $\text{HSPCLK}/[24^* (\text{ADCTRL1}[7] + 1)]$
	1101	13 $\text{HSPCLK}/[26^* (\text{ADCTRL1}[7] + 1)]$
	1110	14 $\text{HSPCLK}/[28^* (\text{ADCTRL1}[7] + 1)]$
	1111	15 $\text{HSPCLK}/[30^* (\text{ADCTRL1}[7] + 1)]$
0	SMODE SEL	Sampling mode select. This bit selects either sequential or simultaneous sampling mode.
	0	Sequential sampling mode is selected.
	1	Simultaneous sampling mode is selected.

## 2.2 Maximum Conversion Channels Register (ADCMAXCONV)

Figure 2–4. Maximum Conversion Channels Register (ADCMAXCONV) (Offset Address 02h)

15 <span style="float: right;">8</span>							
Reserved							
R-0							
7	6	5	4	3	2	1	0
Reserved	MAX CONV2_2	MAX CONV2_1	MAX CONV2_0	MAX CONV1_3	MAX CONV1_2	MAX CONV1_1	MAX CONV1_0
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

**Note:** R = Read access, W = Write access, x = undefined, -0 = value after reset

Bit(s)	Name	Description
15–7	Reserved	Reads return a zero. Writes have no effect.
6–0	MAX CONVn	<p>MAX CONVn bit field defines the maximum number of conversions executed in an autoconversion session. The bit fields and their operation vary according to the sequencer modes (dual/cascaded).</p> <ul style="list-style-type: none"> <li>– For SEQ1 operation, bits MAX CONV1_2 – 0 are used.</li> <li>– For SEQ2 operation, bits MAX CONV2_2 – 0 are used.</li> <li>– For SEQ operation, bits MAX CONV1_3 – 0 are used.</li> </ul> <p>An autoconversion session always starts with the initial state and continues sequentially until the end state if allowed. The result buffer is filled in a sequential order. Any number of conversions between 1 and (MAX CONVn +1) can be programmed for a session.</p>

### Example 2–1. ADCMAXCONV Register Bit Programming

If only five conversions are required, then MAX CONVn is set to four.

#### Case 1: Dual mode SEQ1 and cascaded mode

Sequencer goes from CONV00 to CONV04, and the five conversion results are stored in the registers Result 00 to Result 04 of the Conversion Result Buffer.

#### Case 2: Dual mode SEQ2

Sequencer goes from CONV08 to CONV12, and the five conversion results are stored in the registers Result 08 to Result 12 of the Conversion Result Buffer.

### MAX CONV1 Value >7 for Dual-Sequencer Mode

If a value for MAX CONV1, which is greater than 7, is chosen for the dual-sequencer mode (i.e., two separate 8-state sequencers), then SEQ CNTRn

will continue counting past seven, causing the sequencer to wrap around to CONV00 and continue counting.

*Table 2–1. Bit Selections for MAX CONV1 for Various Number of Conversions*

ADCMAXCONV[3–0]	Number of conversions
0000	1
0001	2
0010	3
0011	4
0100	5
0101	6
0110	7
0111	8
1000	9
1001	10
1010	11
1011	12
1100	13
1101	14
1110	15
1111	16

## 2.3 Autosequence Status Register (ADCASEQSR)

Figure 2–5. Autosequence Status Register (ADCASEQSR) (Address Offset 07h)

15				12		11		10		9		8					
Reserved								SEQ CNTR 3		SEQ CNTR 2		SEQ CNTR 1		SEQ CNTR 0			
R-0								R-0		R-0		R-0		R-0			
7				6		5		4		3		2		1		0	
Reserved		SEQ2 STATE2		SEQ2 STATE1		SEQ2 STATE0		SEQ1 STATE3		SEQ1 STATE2		SEQ1 STATE1		SEQ1 STATE0			
R-0				R-0		R-0		R-0		R-0		R-0		R-0			

**Note:** R = Read access, x = undefined, -0 = value after reset

Bit(s)	Name	Description
15–12	Reserved	Reads return a zero. Writes have no effect.
11–8	SEQ CNTR 3–0	Sequencing counter status bits. The SEQ CNTRn 4-bit status field is used by SEQ1, SEQ2, and the cascaded sequencer. SEQ2 is irrelevant in cascaded mode. The Sequencer Counter bit field, SEQ CNTR(3–0), is initialized to the value in MAX CONV at the start of a conversion sequence. After each conversion (or a pair of conversions in simultaneous sampling mode) in an auto conversion sequence, the Sequencer Counter decreases by 1.  The SEQ CNTRn bits can be read at any time during the countdown process to check status of the sequencer. This value, together with the SEQ1 and SEQ2 busy bits, uniquely identifies the progress or state of the active sequencer at any point in time.

### SEQ CNTRn (read only)

### Number of conversions remaining

0000	1 or 0, depending on the busy bit
0001	2
0010	3
0011	4
0100	5
0101	6
0110	7
0111	8
1000	9
1001	10
1010	11
1011	12
1100	13
1101	14
1110	15
1111	16


*Figure 2–5. Autosequence Status Register (ADCASEQSR) (Address Offset 07h)*  
(Continued)

Bit(s)	Name	Description
7	Reserved	Reads return a zero. Writes have no effect.
6–0	SEQ2 STATE2 – SEQ2 STATE0 and SEQ1 STATE3 – SEQ1 STATE0	SEQ2 STATE2–0 and SEQ1 STATE3–0 bit fields are the pointers of SEQ2 and SEQ1, respectively. These bits are reserved for TI testing and should not be used in customer applications.



## 2.4 ADC Status and Flag Register (ADCST)

Figure 2–6. ADC Status and Flag Register (ADCST) (Address Offset 19h)



This register is a dedicated status and flag register. The bits in this register are either read-only status or flag bits, or read-return-zero condition clearing bits.

Bit(s)	Name	Description
15–8	Reserved	Reads return a zero. Writes have no effect.
7	EOS BUF2	End of sequence buffer bit for SEQ2. This bit is not used and remains as zero in interrupt mode 0, i.e. when ADCTRL2[2]=0. In interrupt mode 1, i.e. when ADCTRL2[2]=1, it toggles on every end of sequence of SEQ2. This bit is cleared on device reset and is not affected by sequencer reset or clearing of the corresponding interrupt flag.
6	EOS BUF1	End of sequence buffer bit for SEQ1. This bit is not used and remains as zero in interrupt mode 0, i.e. when ADCTRL2[10]=0. In interrupt mode 1, i.e. when ADCTRL2[10]=1, it toggles on every end of sequence of SEQ1. This bit is cleared on device reset and is not affected by sequencer reset or clearing of the corresponding interrupt flag.
5	INT SEQ2 CLR SEQ2	Interrupt clear bit. Read of this bit always returns 0. The clear action is a one-shot event following a write of 1 to this bit. 0 Writing a zero to this bit has no effect. 1 Writing a 1 to this bit clears the SEQ2 interrupt flag bit, INT SEQ2.
4	INT SEQ1 CLR SEQ1	Interrupt clear bit. Read of this bit always returns 0. The clear action is a one-shot event following a write of 1 to this bit. 0 Writing a zero to this bit has no effect. 1 Writing a 1 to this bit clears the SEQ1 interrupt flag bit, INT SEQ1.
3	SEQ2 BSY	SEQ2 busy status bit. 0 SEQ2 is in idle, waiting for trigger. 1 SEQ2 is in progress. Write to this bit has no effect.
2	SEQ1 BSY	SEQ1 busy status bit. Write to this bit has no effect. 0 SEQ1 is in idle, waiting for trigger. 1 SEQ1 is in progress.

*Figure 2–6. ADC Status and Flag Register (ADCST) (Address Offset 19h)*  
(Continued)

Bit(s)	Name	Description
1	INT SEQ2	SEQ2 interrupt flag bit. Write to this bit has no effect. In interrupt mode 0, i.e. when ADCTRL2[2]=0, this bit is set on every end of sequence of Seq 2. In interrupt mode 1, i.e., when ADCTRL2[2]=1, this bit is set on an end of sequence of Seq 2 if EOS_BUF2 is set. 0 No SEQ2 interrupt event. 1 SEQ2 interrupt event occurred.
0	INT SEQ1	SEQ1 interrupt flag bit. Write to this bit has no effect. In interrupt mode 0, i.e. when ADCTRL2[10]=0, this bit is set on every end of sequence of Seq 1. In interrupt mode 1, i.e., when ADCTRL2[10]=1, this bit is set on an end of sequence of Seq 1 if EOS_BUF1 is set. 0 No SEQ1 interrupt event. 1 SEQ1 interrupt event occurred.

## 2.5 ADC Input Channel Select Sequencing Control Registers

Figure 2–7. ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ1) (Address Offset 03h)

15	12	11	8	7	4	3	0
CONV03				CONV02			
R/W-0				R/W-0			

**Note:** R = Read access, W = Write access, -0 = value after reset

Figure 2–8. ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ2) (Address Offset 04h)

15	12	11	8	7	4	3	0
CONV07				CONV06			
R/W-0				R/W-0			

**Note:** R = Read access, W = Write access, -0 = value after reset

Figure 2–9. ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ3) (Address Offset 05h)

15	12	11	8	7	4	3	0
CONV11				CONV10			
R/W-0				R/W-0			

**Note:** R = Read access, W = Write access, -0 = value after reset

Figure 2–10. ADC Input Channel Select Sequencing Control Registers (ADCCHSELSEQ4) (Address Offset 06h)

15	12	11	8	7	4	3	0
CONV15				CONV14			
R/W-0				R/W-0			

**Note:** R = Read access, W = Write access, -0 = value after reset

Each of the 4-bit fields, CONVnn, selects one of the 16 MUXed analog input ADC channels for an autosequenced conversion.

Table 2–2. CONVnn Bit Values and the ADC Input Channels Selected

CONVnn Value	ADC Input Channel Selected
0000	ADCINA0
0001	ADCINA1
0010	ADCINA2
0011	ADCINA3
0100	ADCINA4
0101	ADCINA5
0110	ADCINA6
0111	ADCINA7
1000	ADCINB0
1001	ADCINB1
1010	ADCINB2
1011	ADCINB3
1100	ADCINB4
1101	ADCINB5
1110	ADCINB6
1111	ADCINB7

## 2.6 ADC Conversion Result Buffer Registers (ADCRESULTn)

In the cascaded sequencer mode, registers ADCRESULT8 through ADCRESULT15 holds the results of the ninth through sixteenth conversions. The ADCRESULTn registers are left justified.

*Figure 2–11. ADC Conversion Result Buffer Registers (ADCRESULTn) –  
(Address Offset 08h – 17h)*

15	14	13	12	11	10	9	8
D11	D10	D9	D8	D7	D6	D5	D4
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7	6	5	4	3	2	1	0
D3	D2	D1	D0	Reserved	Reserved	Reserved	Reserved
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

## Appendix A

# Revision History

---

---

---

---

This document was revised to SPRU060B from SPRU060A. The scope of the revisions was limited to technical changes as described in Section A.1. This appendix lists only revisions made in the most recent version.

## A.1 Changes Made in This Revision

The following changes were made in this revision:

Page	Additions/Modifications/Deletions
1-23	Changed CPS=0 to CPS=1 and 15 MHz to 7.5 MHz in the ADCTRL1[7] and ADC_CLK columns of Example 1–3
1-25	Added a step to the power up sequence in Section 1.6
2-7	Added EXTREF bit to Figure 2–3. ADCTRL3 Register 3 (ADCTRL3) (Address Offset 18h)
2-12	Changed reset value of bit 6 (SEQ2 STATE2) from 1 to 0 in Figure 2–5, Autosequence Status Register (ADCASEQSR) (Address Offset 07h)