# TMS320C64x DSP Library Programmer's Reference

Literature Number: SPRU565A April 2002







#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of that third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

#### **Preface**

### **Read This First**

#### About This Manual

Welcome to the TMS320C64x digital signal processor (DSP) Library, or DSPLIB for short. The DSPLIB is a collection of high-level optimized DSP functions for the TMS320C64x device. This source code library includes C-callable functions (ANSI-C language compatible) for general signal processing math and vector functions.

This document contains a reference for the DSPLIB functions and is organized as follows:

	Overview – an introduction to the TI C64x DSPLIB
	Installation – information on how to install and rebuild DSPLIB
	DSPLIB Functions – a quick reference table listing of routines in the library
<b></b>	DSPLIB Reference – a description of all DSPLIB functions complete with calling convention, algorithm details, special requirements and implementation notes
	Information about performance, Fractional Q format and customer support

#### How to Use This Manual

The information in this document describes the contents of the TMS320C64x DSPLIB in several different ways.

- ☐ Chapter 1 provides a brief introduction to the TI C64x DSPLIB, shows the organization of the routines contained in the library, and lists the features and benefits of the DSPLIB.
- Chapter 2 provides information on how to install, use, and rebuild the TI C64x DSPLIB
- ☐ Chapter 3 provides a quick overview of all DSPLIB functions in table format for easy reference. The information shown for each function includes the syntax, a brief description, and a page reference for obtaining more detailed information.

Chapter 4 provides a list of the routines within the DSPLIB organized into functional categories. The functions within each category are listed in alphabetical order and include arguments, descriptions, algorithms, benchmarks, and special requirements.
Appendix A describes performance considerations related to the C64x DSPLIB and provides information about the Q format used by DSPLIB functions.
Appendix B provides information about software updates and customer support.

#### **Notational Conventions**

This document uses the following conventions:

Program listings, program examples, and interactive displays are shown in a special typeface.
In syntax descriptions, the function or macro appears in a <b>bold typeface</b> and the parameters appear in plainface within parentheses. Portions of a syntax that are in <b>bold</b> should be entered as shown; portions of a syntax that are within parentheses describe the type of information that should be entered.
Macro names are written in uppercase text; function names are written in lowercase.

### The TMS320C64x is also referred to in this reference guide as the C64x.

#### Related Documentation From Texas Instruments

The following books describe the TMS320C6x devices and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924. When ordering, please identify the book by its title and literature number. Many of these documents can be found on the Internet at http://www.ti.com.

**TMS320C64x Technical Overview** (literature number SPRU395) gives an introduction to the TMS320C64x digital signal processor and discusses the application areas that are enhanced by the TMS320C64x VelociTI.2 extensions to the C62x/C67x architecture.

**TMS320C6000 CPU and Instruction Set Reference Guide** (literature number SPRU189) describes the C6000 CPU architecture, instruction set, pipeline, and interrupts for these digital signal processors.

- TMS320C6000 Peripherals Reference Guide (literature number SPRU190) describes common peripherals available on the TMS320C6000 digital signal processors. This book includes information on the internal data and program memories, the external memory interface (EMIF), the host port interface (HPI), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced DMA (EDMA), expansion bus, clocking and phase-locked loop (PLL), and the power-down modes.
- **TMS320C6000 Programmer's Guide** (literature number SPRU198) describes ways to optimize C and assembly code for the TMS320C6000 DSPs and includes application program examples.
- TMS320C6000 Assembly Language Tools User's Guide (literature number SPRU186) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the C6000 generation of devices.
- TMS320C6000 Optimizing C Compiler User's Guide (literature number SPRU187) describes the C6000 C compiler and the assembly optimizer. This C compiler accepts ANSI standard C source code and produces assembly language source code for the C6000 generation of devices. The assembly optimizer helps you optimize your assembly code.
- **TMS320C6000 Chip Support Library** (literature number SPRU401) describes the application programming interfaces (APIs) used to configure and control all on-chip peripherals.
- **TMS320C64x Image/Video Processing Library** (literature number SPRU023) describes the optimized image/video processing functions including many C-callable, assembly-optimized, general-purpose image/video processing routines.

#### **Trademarks**

TMS320C6000, TMS320C64x, TMS320C62x, and Code Composer Studio are trademarks of Texas Instruments.

# **Contents**

1	Intro	duction	1-1
		ides a brief introduction to the TI C64x DSPLIB, shows the organization of the routines cond in the library, and lists the features and benefits of the DSPLIB.	
	1.1	Introduction to the TI C64x DSPLIB	1-2
	1.2	Features and Benefits	
2	Insta	Iling and Using DSPLIB	2-1
	Provi	ides information on how to install and rebuild the TI C64x DSPLIB.	
	2.1	How to Install DSPLIB	2-2
	2.2	Using DSPLIB	2-4
		2.2.1 DSPLIB Arguments and Data Types	2-4
		2.2.2 Calling a DSPLIB Function From C	2-5
		2.2.3 Calling a DSP Function From Assembly	
		2.2.4 How DSPLIB is Tested – Allowable Error	
		2.2.5 How DSPLIB Deals With Overflow and Scaling Issues	2-6
		2.2.6 Interrupt Behaviour of DSPLIB Functions	
	2.3	How to Rebuild DSPLIB	2-7
3	DSP	LIB Function Tables	3-1
		des tables containing all DSPLIB functions, a brief description of each, and a page refer- for more detailed information.	
	3.1	Arguments and Conventions Used	3-2
	3.2	DSPLIB Functions	3-3
	3.3	DSPLIB Function Tables	3-4
4	DSP	LIB Reference	4-1
	Provi	ides a list of the functions within the DSPLIB organized into functional categories.	
	4.1	Adaptive Filtering	4-2
		DSP_firlms2	
	4.2	Correlation	
		DSP_autocor	4-4

4.3	FFT	4-6
	DSP_bitrev_cplx	4-6
	DSP_radix2	4-9
	DSP_r4fft	4-11
	DSP_fft	4-14
	DSP_fft16x16r	4-23
	DSP_fft16x16t	4-33
	DSP_fft16x32	4-47
	DSP_fft32x32	4-49
	DSP_fft32x32s	4-51
	DSP_ifft16x32	4-53
	DSP_ifft32x32	
4.4	Filtering and Convolution	4-57
	DSP_fir_cplx	4-57
	DSP_fir_gen	4-59
	DSP_fir_r4	4-61
	DSP_fir_r8	4-63
	DSP_fir_sym	
	DSP_iir	
4.5	Math	4-69
	DSP_dotp_sqr	
	DSP_dotprod	
	DSP maxval	4-73
	DSP_maxidx	4-74
	DSP_minval	
	DSP_mul32	
	DSP_neg32	
	DSP_recip16	
	DSP_vecsumsq	
	DSP_w_vec	
4.6	Matrix	
	DSP_mat_mul	
	DSP_mat_trans	
4.7	Miscellaneous	
	DSP_bexp	
	 DSP_blk_eswap16	
	DSP_blk_eswap32	
	DSP_blk_eswap64	
	DSP_blk_move	
	DSP_filtoq15	
	DSP_minerror	
	DSP g15tofl	

Α	Perf	ormance	e/Fractional Q Formats	A-1
			rformance considerations related to the C64x DSPLIB and provides informations or some states of the contraction of the contract	ation
	A.1	Perfori	mance Considerations	A-2
	A.2	Fractio	onal Q Formats	A-3
		A.2.1	Q3.12 Format	A-3
		A.2.2	Q.15 Format	A-3
		A.2.3	Q.31 Format	A-4
В	Soft	ware Up	dates and Customer Support	B-
		_	rmation about warranty issues, software updates, and customer support.	
	B.1	DSPLI	B Software Updates	B-2
	B.2		B Customer Support	
С	Glos	sary		C-1
	Defir	nes terms	s and abbreviations used in this book.	

# **Tables**

2–1	DSPLIB Data Types	2-4
3–1	Argument Conventions	3-2
3–2	Adaptive Filtering	
3–3	Correlation	3-4
3–4	FFT	
3–5	Filtering and Convolution	3-5
3–6	Math	3-6
3–7	Matrix	
3–8	Miscellaneous	3-7
A–1	Q3.12 Bit Fields	
A-2	Q.15 Bit Fields	A-3
A-3	Q.31 Low Memory Location Bit Fields	A-4
A-4	Q.31 High Memory Location Bit Fields	A-4

# **Chapter 1**

# Introduction

This chapter provides a brief introduction to the TI C64x DSP Library (DSPLIB), shows the organization of the routines contained in the library, and lists the features and benefits of the DSPLIB.

Торіс		
1.1	Introduction to the TI C64x DSPLIB	2
1.2	Features and Benefits	4

#### 1.1 Introduction to the TI C64x DSPLIB

The TI C64x DSPLIB is an optimized DSP Function Library for C programmers using TMS320C64x devices. It includes many C-callable, assembly-optimized, general-purpose signal-processing routines. These routines are typically used in computationally intensive real-time applications where optimal execution speed is critical. By using these routines, you can achieve execution speeds considerably faster than equivalent code written in standard ANSI C language. In addition, by providing ready-to-use DSP functions, TI DSPLIB can significantly shorten your DSP application development time.

The TI DSPLIB includes commonly used DSP routines. Source code is provided that allows you to modify functions to match your specific needs.

The routines contained in the library are organized into the following seven different functional categories:

- Adaptive filtering
  - DSP firlms2
- ☐ Correlation
  - DSP\_autocor
- ☐ FFT
  - DSP\_bitrev\_cplx
  - DSP radix 2
  - DSP r4fft
  - DSP fft
  - DSP\_fft16x16r
  - DSP\_fft16x16t
  - DSP fft16x32
  - DSP\_fft32x32
  - DSP\_fft32x32s
  - DSP ifft16x32
  - DSP ifft32x32
- Filtering and convolution
  - DSP fir cplx
  - DSP fir gen
  - DSP fir r4
  - DSP fir r8
  - DSP fir sym
  - DSP\_iir

- - DSP\_dotp\_sqr
  - DSP\_dotprod
  - DSP\_maxval
  - DSP\_maxidx
  - DSP\_minval
  - DSP\_mul32
  - DSP\_neg32
  - DSP\_recip16
  - DSP\_vecsumsq
  - DSP\_w\_vec
- - DSP\_mat\_mul
  - DSP\_mat\_trans
- ☐ Miscellaneous
  - DSP\_bexp
  - DSP\_blk\_eswap16
  - DSP\_blk\_eswap32
  - DSP\_blk\_eswap64
  - DSP\_blk\_move
  - DSP\_fltoq15
  - DSP\_minerror
  - DSP\_q15tofl

#### 1.2 Features and Benefits

Hand-coded assembly-optimized routines
C and linear assembly source code
C-callable routines, fully compatible with the TI C6x compiler
Fractional Q.15-format operands supported on some benchmarks
Benchmarks (time and code)
Tested against C model

# Chapter 2

# **Installing and Using DSPLIB**

This chapter provides information on how to install and rebuild the TI C64x DSPLIB.

Торіс		
2.1	How to Install DSPLIB	2-2
2.2	Using DSPLIB	2-4
2.3	How to Rebuild DSPLIB	2-7

#### 2.1 How to Install DSPLIB

#### Note:

You should read the README.txt file for specific details of the release.

The archive has the following structure:

```
dsp64x.zip
     +-- README.txt Top-level README file
     +-- lib
         +-- dsp64x.lib Library archive
         +-- dsp64x.src
                            Full source archive
                            (Hand-assembly and headers)
         +-- dsp64x sa.src Full source archive
                            (Linear asm and headers)
         +-- dsp64x_c.src Full source archive
                             (C and headers)
     +-- include
         +-- header files Unpacked header files
                            Support files
      +-- support
     +-- doc
         +-- dsp64xlib.pdf This document
```

Step 1: De-archive DSPLIB

The *lib* directory contains the library archive and the source archive. Please install the contents of the lib directory in a directory pointed by your C\_DIR environment. If you choose to install the contents in a different directory, make

sure you update the C\_DIR environment variable, for example, by adding the following line in autoexec.bat file:

```
SET C_DIR=<install_dir>/lib;<install_dir>/include;%C_DIR%
or under Unix/csh:
setenv C_DIR "<install_dir>/lib;<install_dir>/include;
$C_DIR"
or under Unix/Bourne Shell:
C_DIR="<install_dir>/lib;<install_dir>/include;$C_DIR";
export C_DIR
```

#### **Code Composer Studio Users**

If you set up a project under Code Composer Studio, you could add DSPLIB by choosing dsp64x.lib from the menu  $Project \rightarrow Add\ Files\ to\ Project$ . Also, you should make sure that you link with the correct run-time support library and DSPLIB by having the following lines in your linker command file:

```
-lrts6400.lib
-ldsp64x.lib
```

The *include* directory contains the header files necessary to be included in the C code when you call a DSPLIB function from C code.

#### 2.2 Using DSPLIB

#### 2.2.1 DSPLIB Arguments and Data Types

#### 2.2.1.1 DSPLIB Types

Table 2–1 shows the data types handled by the DSPLIB.

Table 2–1. DSPLIB Data Types

Name	Size (bits)	Туре	Minimum	Maximum
short	16	integer	-32768	32767
int	32	integer	-2147483648	2147483647
long	40	integer	-549755813888	549755813887
pointer	32	address	0000:0000h	FFFF:FFFFh
Q.15	16	fraction	-0.9999694824	0.9999694824
Q.31	32	fraction	-0.9999999953	0.9999999953
IEEE float	32	floating point	1.17549435e-38	3.40282347e+38
IEEE double	64	floating point	2.2250738585072014e-308	1.7976931348623157e+308

Unless specifically noted, DSPLIB operates on Q.15-fractional data type elements. Appendix A presents an overview of Fractional Q formats.

#### 2.2.1.2 DSPLIB Arguments

TI DSPLIB functions typically operate over vector operands for greater efficiency. Even though these routines can be used to process short arrays, or even scalars (unless a minimum size requirement is noted), they will be slower for these cases.

- ☐ Vector stride is always equal to 1: Vector operands are composed of vector elements held in consecutive memory locations (vector stride equal to 1).
- Complex elements are assumed to be stored in consecutive memory locations with Real data followed by Imaginary data.
- ☐ In-place computation is not allowed, unless specifically noted: Source operand cannot be equal to destination operand.

#### 2.2.2 Calling a DSPLIB Function From C

In addition to correctly installing the DSPLIB software, you must follow these steps to include a DSPLIB function in your code:

Include the function header file corresponding to the DSPLIB function
 Link your code with dsp64x.lib
 Use a correct linker command file for the platform you use. Remember

For example, if you want to call the Autocorrelation DSPLIB function, you would add:

most functions in dsp64x.lib are written assuming little-endian mode of op-

```
#include <DSP_autocor.h>
```

eration.

in your C file and compile and link using

```
cl6x main.c -z -o autocor_drv.out -lrts6400.lib -
ldsp64x.lib
```

#### **Code Composer Studio Users**

Assuming your C\_DIR environment is correctly set up (as mentioned in Section 2.1, *How to Install DSPLIB*), you would have to add DSPLIB under Code Composer Studio environment by choosing dsp64x.lib from the menu  $Project \rightarrow Add\ Files\ to\ Project$ . Also, you should make sure that you link with the correct run-time support library and DSPLIB by having the following lines in your linker command file:

```
-lrts6400.lib
-ldsp64x.lib
```

#### 2.2.3 Calling a DSP Function From Assembly

The C64x DSPLIB functions were written to be used from C. Calling the functions from assembly language source code is possible as long as the calling function conforms to the Texas Instruments C64x C compiler calling conventions. For more information, refer to Section 8 (Runtime Environment) of TMS320C6000 Optimizing C Compiler User's Guide (SPRU187).

#### 2.2.4 How DSPLIB is Tested – Allowable Error

DSPLIB is tested under the Code Composer Studio environment against a reference C implementation. You can expect identical results between Reference C implementation and its Assembly implementation when using test routines that deal with fixed-point type results. The test routines that deal with floating points typically allow an error margin of 0.000001 when comparing the results of reference C code and DSPLIB assembly code.

#### 2.2.5 How DSPLIB Deals With Overflow and Scaling Issues

The DSPLIB functions implement the same functionality of the reference C code. The user is expected to conform to the range requirements specified in the API function, and in addition, take care to restrict the input range in such a way that the outputs do not overflow.

#### 2.2.6 Interrupt Behaviour of DSPLIB Functions

Most DSPLIB functions are interrupt—tolerant but not interruptible. The cycle count formula provided for each function can be used to estimate the number of cycles during which interrupts cannot be taken.

#### 2.3 How to Rebuild DSPLIB

If you would like to rebuild DSPLIB (for example, because you modified the source file contained in the archive), you will have to use the mk6x utility as follows:

mk6x dsp64x.src -l dsp64x.lib

## **Chapter 3**

## **DSPLIB Function Tables**

This chapter provides tables containing all DSPLIB functions, a brief description of each, and a page reference for more detailed information.

#### 

#### 3.1 Arguments and Conventions Used

The following convention has been followed when describing the arguments for each individual function:

Table 3-1. Argument Conventions

Argument	Description	
x,y	Argument reflecting input data vector	
r	Argument reflecting output data vector	
nx,ny,nr	Arguments reflecting the size of vectors $x,y$ , and $r$ , respectively. For functions in the case $nx = ny = nr$ , only $nx$ has been used across.	
h	Argument reflecting filter coefficient vector (filter routines only)	
nh	Argument reflecting the size of vector h	
W	Argument reflecting FFT coefficient vector (FFT routines only)	

#### 3.2 DSPLIB Functions

	e routines included in the DSP library are organized into eight functiona egories and listed below in alphabetical order.
	Adaptive filtering
	Correlation
	FFT
	Filtering and convolution
	Math
	Matrix functions
$\Box$	Miscellaneous

#### 3.3 DSPLIB Function Tables

Table 3-2. Adaptive Filtering

Functions	Description	Page
long DSP_firlms2(short h[ ], short x[ ], short b, int nh)	LMS FIR (radix 2)	4-2

#### Table 3-3. Correlation

Functions	Description	Page
void DSP_autocor(short r[],short x[], int nx, int nr)	Autocorrelation	4-4

#### Table 3–4. FFT

Functions	Description	Page
void DSP_bitrev_cplx (int *x, short *index, int nx)	Complex Bit-Reverse	4-6
void DSP_radix2 (int nx, short x[ ], short w[ ])	Complex Forward FFT (radix 2)	4-9
void DSP_r4fft (int nx, short x[], short w[])	Complex Forward FFT (radix 4)	4-11
void DSP_fft(short w[], int nx, short *x, short *y)	Complex out of place, Forward FFT (radix4) with digit reversal.	4-14
void DSP_fft16x16r(int nx, short *x, short *w, unsigned char *brev, short *y, int radix, int offset, int n_max)	Cache-optimized mixed radix FFT with scaling and rounding, digit reversal, out of place. Input and output: 16 bits, Twiddle factor: 16 bits	4-23
void DSP_fft16x16t(short *w, int nx, short *x, short *y)	Mixed radix FFT with truncation, digit reversal, out of place. Input and output: 16 bits, Twiddle factor: 16 bits	4-33
void DSP_fft16x32(short *w, int nx, int *x, int *y)	Extended precision, mixed radix FFT, rounding, digit reversal, out of place. Input and output: 32 bits, Twiddle factor: 16 bits	4-47
void DSP_fft32x32(int *w, int nx, int *x, int *y)	Extended precision, mixed radix FFT, rounding, digit reversal, out of place. Input and output: 32 bits, Twiddle factor: 32 bits	4-49
void DSP_fft32x32s(int *w, int nx, int *x, int *y)	Extended precision, mixed radix FFT, digit reversal, out of place., with scaling and rounding. Input and output: 32 bits, Twiddle factor: 32 bits	4-51

Table 3–4. FFT (Continued)

Functions	Description	Page
void DSP_ifft16x32(short *w, int nx, int *x, int *y)	Extended precision, mixed radix IFFT, rounding, digit reversal, out of place. Input and output: 32 bits, Twiddle factor: 16 bits	4-53
void DSP_ifft32x32(int *w, int nx, int *x, int *y)	Extended precision, mixed radix IFFT, digit reversal, out of place., with scaling and rounding. Input and output: 32 bits, Twiddle factor: 32 bits	4-55

Table 3–5. Filtering and Convolution

Functions	Description	Page
void DSP_fir_cplx (short *x, short *h, short *r, int nh, int nx)	Complex FIR Filter (radix 2)	4-57
void DSP_fir_gen (short *x, short *h, short *r, int nh, int nr)	FIR Filter (general purpose)	4-59
void DSP_fir_r4 (short *x, short *h, short *r, int nh, int nr)	FIR Filter (radix 4)	4-61
void DSP_fir_r8 (short *x, short *h, short *r, int nh, int nr)	FIR Filter (radix 8)	4-63
void DSP_fir_sym (short *x, short *h, short *r, int nh, int nr, int s)	Symmetric FIR Filter (radix 8)	4-65
void DSP_iir(short *r1, short *x, short *r2, short *h2, short *h1, int nr)	IIR with 5 Coefficients per Biquad	4-67

Table 3-6. Math

Functions	Description	Page
int DSP_dotp_sqr(int G, short *x, short *y, int *r, int nx)	Vector Dot Product and Square	4-69
int DSP_dotprod(short *x, short *y, int nx)	Vector Dot Product	4-71
short DSP_maxval (short *x, int nx)	Maximum Value of a Vector	4-73
int DSP_maxidx (short *x, int nx)	Index of the Maximum Element of a Vector	4-74
short DSP_minval (short *x, int nx)	Minimum Value of a Vector	4-76
void DSP_mul32(int *x, int *y, int *r, short nx)	32-bit Vector Multiply	4-77
void DSP_neg32(int *x, int *r, short nx)	32-bit Vector Negate	4-79
void DSP_recip16 (short *x, short *rfrac, short *rexp, short nx)	16-bit Reciprocal	4-80
int DSP_vecsumsq (short *x, int nx)	Sum of Squares	4-82
void DSP_w_vec(short *x, short *y, short m, short *r, short nr)	Weighted Vector Sum	4-83

Table 3–7. Matrix

Functions	Description	Page
void DSP_mat_mul(short *x, int r1, int c1, short *y, int c2, short *r, int qs)	Matrix Multiplication	4-84
void DSP_mat_trans(short *x, short rows, short columns, short *r)	Matrix Transpose	4-86

Table 3-8. Miscellaneous

Functions	Description	Page
short DSP_bexp(int *x, short nx)	Max Exponent of a Vector (for scaling)	4-87
void DSP_blk_eswap16(void *x, void *r, int nx)	Endian-swap a block of 16-bit values	4-89
void DSP_blk_eswap32(void *x, void *r, int nx)	Endian-swap a block of 32-bit values	4-91
void DSP_blk_eswap64(void *x, void *r, int nx)	Endian-swap a block of 64-bit values	4-93
void DSP_blk_move(short *x, short *r, int nx)	Move a Block of Memory	4-95
void DSP_fltoq15 (float *x,short *r, short nx)	Float to Q15 Conversion	4-96
int DSP_minerror (short *GSP0_TABLE,short *errCoefs, int savePtr_ret)	Minimum Energy Error Search	4-97
void DSP_q15tofl (short *x, float *r, short nx)	Q15 to Float Conversion	4-99

# **Chapter 4**

# **DSPLIB Reference**

This chapter provides a list of the functions within the DSP library (DSPLIB) organized into functional categories. The functions within each category are listed in alphabetical order and include arguments, descriptions, algorithms, benchmarks, and special requirements.

Торіс		Page
4.1	Adaptive Filtering	. 4-2
4.2	Correlation	. 4-4
4.3	FFT	. 4-6
4.4	Filtering and Convolution	4-57
4.5	Math	4-69
4.6	Matirx	4-84
4.7	Miscellaneous	4-87
	4.1 4.2 4.3 4.4 4.5 4.6	4.1 Adaptive Filtering 4.2 Correlation 4.3 FFT 4.4 Filtering and Convolution 4.5 Math

#### 4.1 Adaptive Filtering

#### DSP firlms2

LMS FIR (radix 2)

#### **Function**

long DSP\_firlms2(short h[], short x[], short b, int nh)

#### **Arguments**

h[nh] Coefficient Array

x[nh] Input Array

b Error from previous FIR

nh Number of coefficients. Must be multiple of 4.

return long return value

#### Description

Least Mean Square Adaptive Filter. Computes an update of all nh coefficients by adding the weighted error times the inputs to the original coefficients. This assumes single sample input followed by the last nh–1 inputs and nh coefficients.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

#### **Special Requirements**

- This routine assumes 16-bit input and output.
- ☐ The number of coefficients nh must be a multiple of 4.

implementation Notes	i	
•	☐ The loop is	unrolled 4 times.
	☐ Bank Conf	flicts: No bank conflicts occur.
	☐ <i>Endian:</i> Th	ne code is LITTLE ENDIAN.
	☐ Interruptib	ility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Cycles	3 * nh/4 + 17
	Codesize	148 bytes

#### 4.2 Correlation

#### **DSP** autocor

#### Autocorrelation

#### **Function**

void DSP\_autocor(short r[],short x[], int nx, int nr)

#### **Arguments**

r[nr] Output array

x[nx+nr] Input array. Must be double-word aligned.

nx Length of autocorrelation. Must be a multiple of 8.

nr Number of lags. Must be a multiple of 4.

#### Description

This routine accepts an input array of length nx + nr and performs nr autocorrelations each of length nx producing nr output results. This is typically used in VSELP code.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_autocor(short r[ ],short x[ ], int nx, int nr)
{
   int i,k,sum;
   for (i = 0; i < nr; i++){
      sum = 0;
      for (k = nr; k < nx+nr; k++)
           sum += x[k] * x[k-i];
      r[i] = (sum >> 15);
   }
}
```

#### **Special Requirements**

- nx must be a multiple of 8.
- nr must be a multiple of 4.
- ☐ x[] must be double-word aligned.

#### **Implementation Notes**

- ☐ The inner loop is unrolled 8 times.
- ☐ The outer loop is unrolled 4 times.

	_	loop is conditionally executed in parallel with the inner loop. This a zero overhead outer loop.
	☐ Bank Cor	nflicts: No bank conflicts occur.
	☐ <i>Endian:</i> The code is LITTLE ENDIAN.	
	Interruption	bility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Cycles	nx * nr/4 + 19
	Codesize	496 bytes

#### 4.3 FFT

#### DSP\_bitrev\_cplx

#### Complex Bit-Reverse

NOTE: This function is provided for backward compatibility with the C62x DSPLIB. It has not been optimized for the C64x architecture. The user is advised to use one of the newly added FFT functions which have been optimized for the C64x.

#### **Function**

void DSP\_bitrev\_cplx (int \*x, short \*index, int nx)

#### **Arguments**

x[nx] Pointer to complex input vector x of size nx

nx

Number of elements in vector x. nx must be a power of 2.

index[]

Array of size ~sqrt(nx) created by the routine digitrev\_index

(provided in the directory 'support\fft').

#### Description

This function bit-reverses the position of elements in complex vector x. This function is used in conjunction with FFT routines to provide the correct format for the FFT input or output data. The bit-reversal of a bit-reversed order array yields a linear-order array.

#### **Algorithm**

TI retains all rights, title and interest in this code and only authorizes the use of this code on TI TMS320 DSPs manufactured by TI. This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_bitrev_cplx (int *x, short *index, int nx)
{
   int
              i;
              i0, i1, i2, i3;
   short
   short
              j0, j1, j2, j3;
   int
              xi0, xi1, xi2, xi3;
              xj0, xj1, xj2, xj3;
   int
   short
              t;
   int
              a, b, ia, ib, ibs;
   int.
              mask;
   int.
              nbits, nbot, ntop, ndiff, n2, halfn;
   short
              *xs = (short *) x;
   nbits = 0;
```

```
i = nx;
   while (i > 1)
      i = i >> 1;
      nbits++;}
   nbot = nbits >> 1;
   ndiff = nbits & 1;
   ntop = nbot + ndiff;
   n2
        = 1 << ntop;
   mask = n2 - 1;
   halfn = nx >> 1;
   for (i0 = 0; i0 < halfn; i0 += 2) {
      b = i0 \& mask;
      a = i0 >> nbot;
      if (!b) ia = index[a];
      ib = index[b];
      ibs = ib << nbot;</pre>
      j0 = ibs + ia;
      t = i0 < j0;
      xi0 = x[i0];
      xj0 = x[j0];
      if (t)\{x[i0] = xj0;
          x[j0] = xi0;
      i1 = i0 + 1;
      j1 = j0 + halfn;
      xi1 = x[i1];
      xj1 = x[j1];
      x[i1] = xj1;
      x[j1] = xi1;
      i3 = i1 + halfn;
      j3 = j1 + 1;
      xi3 = x[i3];
      xj3 = x[j3];
      if (t) \{x[i3] = xj3;
         x[j3] = xi3;
}
```

Special Requirements		
		nx must be a power of 2.
		The array index[] is generated by the routine bitrev_index provided in the directory 'support\fft'.
		If $nx \le 4K$ , one can use the char (8-bit) data type for the "index" variable. This would require changing the LDH when loading index values in the assembly routine to LDB. This would further reduce the size of the Index Table by half its size.
Implementation Notes		
•		Endian: The code is LITTLE ENDIAN.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
Renchmarks	The	e performance of this function has not yet been characterized on the C64x

#### DSP radix2

#### Complex Forward FFT (radix 2)

NOTE: This function is provided for backward compatibility with the C62x DSPLIB. It has not been optimized for the C64x architecture. The user is advised to use one of the newly added FFT functions which have been optimized for the C64x.

#### **Function**

void DSP\_radix2 (int nx, short x[], short w[])

#### **Arguments**

nx Number of complex elements in vector x. Must be a power of 2 such that  $4 \le nx \le 65536$ .

x[2\*nx] Pointer to input and output sequences. Size 2\*nx elements.

w[nx] Pointer to vector of FFT coefficients of size nx elements.

#### Description

This routine is used to compute FFT of a complex sequence of size nx, a power of 2, with "decimation-in-frequency decomposition" method. The output is in bit-reversed order. Each complex value is with interleaved 16-bit real and imaginary parts.

#### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_radix2 (short x[ ],short nx,short w[ ])
{
   short n1,n2,ie,ia,i,j,k,l;
   short xt, yt, c, s;
   n2 = nxi
   ie = 1;
   for (k=nx; k > 1; k = (k >> 1))
      n1 = n2;
       n2 = n2 >> 1;
       ia = 0;
       for (j=0; j < n2; j++) {
          c = w[2*ia];
          s = w[2*ia+1];
          ia = ia + ie;
          for (i=j; i < nx; i += n1) {
              1 = i + n2;
```

```
= x[2*1] - x[2*i];
                                      xt
                                      x[2*i]
                                                 = x[2*i] + x[2*1];
                                                  = x[2*1+1] - x[2*i+1];
                                      уt
                                      x[2*i+1] = x[2*i+1] + x[2*l+1];
                                      x[2*1]
                                                 = (c*xt + s*yt) >> 15;
                                      x[2*1+1] = (c*yt - s*xt) >> 15;
                                  }
                              }
                              ie = ie<<1;
                           }
                       }
Special Requirements
                          2 \le nx \le 32768 (nx is a power of 2)
                       Input x and coefficients w should be in different data sections or memory
                           spaces to eliminate memory bank hits. If this is not possible, they should
                           be aligned on different word boundaries to minimize memory bank hits.
                       x data is stored in the order real[0], image[0], real[1], ...
                       ☐ The FFT coefficients (twiddle factors) are generated using the program
                           tw_radix2 provided in the directory 'support\fft'.
Implementation Notes
                       □ Loads input x and coefficient w as words.
                       Both loops j and i0 shown in the C code are placed in the INNERLOOP of
                           the assembly code.
                       ☐ Bank Conflicts: See Benchmarks.
                          Endian: The code is LITTLE ENDIAN.
                          Interruptibility: The code is interrupt-tolerant but not interruptible.
```

The performance of this function has not yet been characterized on the C64x.

**Benchmarks** 

#### DSP r4fft

# Complex Forward FFT (radix 4)

NOTE: This function is provided for backward compatibility with the C62x DSPLIB. It has not been optimized for the C64x architecture. The user is advised to use one of the newly added FFT functions which have been optimized for the C64x.

#### **Function**

void DSP\_r4fft (int nx, short x[], short w[])

### **Arguments**

nx Number of complex elements in vector x. Must be a power of 4 such that  $4 \le nx \le 65536$ .

x[2\*nx] Pointer to input and output sequences. Size 2\*nx elements.

w[nx] Pointer to vector of FFT coefficients of size nx elements.

# Description

This routine is used to compute FFT of a complex sequence size nx, a power of 4, with "decimation-in-frequency decomposition" method. The output is in digit-reversed order. Each complex value is with interleaved 16-bit real and imaginary parts.

## **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_r4fft (int nx, short x[], short w[])
{
   int
          n1, n2, ie, ia1, ia2, ia3, i0, i1, i2, i3,
          j, k;
   short t, r1, r2, s1, s2, co1, co2, co3, si1,
          si2, si3;
   n2 = nx;
   ie = 1;
   for (k = nx; k > 1; k >>= 2)
      n1 = n2;
      n2 >>= 2;
      ia1 = 0;
      for (j = 0; j < n2; j++) {
          ia2 = ia1 + ia1;
          ia3 = ia2 + ia1;
          co1 = w[ia1 * 2 + 1];
```

```
si1 = w[ia1 * 2];
co2 = w[ia2 * 2 + 1];
si2 = w[ia2 * 2];
co3 = w[ia3 * 2 + 1];
si3 = w[ia3 * 2];
ia1 = ia1 + ie;
for (i0 = j; i0 < nx; i0 += n1) {
   i1 = i0 + n2;
   i2 = i1 + n2;
   i3 = i2 + n2;
   r1 = x[2 * i0] + x[2 * i2];
   r2 = x[2 * i0] - x[2 * i2];
   t = x[2 * i1] + x[2 * i3];
   x[2 * i0] = r1 + t;
   r1 = r1 - t;
   s1 = x[2 * i0 + 1] + x[2 * i2 + 1];
   s2 = x[2 * i0 + 1] - x[2 * i2 + 1];
   t = x[2 * i1 + 1] + x[2 * i3 + 1];
   x[2 * i0 + 1] = s1 + t;
   s1 = s1 - t;
   x[2 * i2] = (r1 * co2 + s1 * si2) >>
   15;
   x[2 * i2 + 1] = (s1 * co2-r1 *
   si2)>>15;
   t = x[2 * i1 + 1] - x[2 * i3 + 1];
   r1 = r2 + t;
   r2 = r2 - t;
   t = x[2 * i1] - x[2 * i3];
   s1 = s2 - t;
   s2 = s2 + t;
   x[2 * i1] = (r1 * co1 + s1 * si1)
   >>15;
   x[2 * i1 + 1] = (s1 * co1-r1 *
   si1)>>15;
   x[2 * i3] = (r2 * co3 + s2 * si3)
```

```
>>15;
                                       x[2 * i3 + 1] = (s2 * co3-r2 *
                                       si3)>>15;
                                   }
                               }
                               ie <<= 2;
                           }
                       }
Special Requirements
                       4 \le nx \le 65536 (nx a power of 4)
                       x is aligned on a 4*nx Byte (nx*word) boundary for circular buffering
                       Input x and coefficients w should be in different data sections or memory
                           spaces to eliminate memory bank hits. If this is not possible, they should
                           be aligned on an odd word boundaries to minimize memory bank hits
                       x data is stored in the order real[0], image[0], real[1], ...
                       ☐ The FFT coefficients (twiddle factors) are generated using the program
                           tw r4fft provided in the directory 'support\fft'.
Implementation Notes
                       □ Loads input x and coefficient w as words.
                       Both loops j and i0 shown in the C code are placed in the INNERLOOP of
                           the assembly code.
                       ☐ Bank Conflicts: See Benchmarks.
                       ☐ Endian: The code is LITTLE ENDIAN.
                          Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks
                       The performance of this function has not yet been characterized on the C64x.
```

DSP_fft	Complex Forward FFT With Digital Reversal				
Function	void DSP_fft (short w[], int nx, short x[], short y[])				
Arguments	w[2*nx]	Pointer to vector of Q.15 FFT coefficients of size 2 * nx elements. Must be double-word aligned.			
	nx	Number of complex elements in vector x. Must be a 4 and $4 \le nx \le 65536$ .	power of		
	x[2*nx]	Pointer to input sequence of size 2 * nx elements. In double-word aligned.	/lust be		
	y[2*nx]	Pointer to output sequence of size 2 * nx elements. double-word aligned.	Must be		
Description	This routine is used to compute an FFT of a complex sequence of size nx, a power of 4, with "decimation-in-frequency decomposition" method. The output is returned in a separate array y in normal order. This routine also performs digit reversal as a special last step. Each complex value is stored as interleaved 16-bit real and imaginary parts. The code uses a special ordering of FFT factors and memory accesses to improve performance in the presence of cache.				
Algorithm	the assembly of	equivalent of the assembly code without restrictions. Note to be a seembly code is hand optimized and restrictions may apply.			
/**/					
		o obtain a digit reversed index, of a given			
<pre>/* number i, into j where the number of bits in "i" is "m". For the natural */ /* form of C code, this is done by first interchanging every set of "2 bit" */</pre>					
/* pairs, followed by exchanging nibbles, followed by exchanging bytes, and */					
		example, condider the following number:	*/		
/*			*/		
/* N = FEDCBA987654	13210, where e	ach digit represents a bit, the following	*/		
		as the exchanges are performed:	* /		

/\* M = DCFE98BA54761032 is the number after every "2 bits" are exchanged.

/\* Since only 16 digits were considered this represents the digit reversed

/\* index. Since the numbers are represented as 32 bits, there is one more

/\* O = 98BADCFE10325476 is the number after every nibble is exchanged.

/\* P = 1032547698BADCFE is the number after every byte is exchanged.

/\* step typically of exchanging the half words as well.

\* /

\* /

\* /

\* /

\* /

\* /

```
#include <stdio.h>
#include <stdlib.h>
#if 0
# define DIG_REV(i, m, j) ((j) = (_shfl(_rotl(_bitr(_deal(i)), 16)) >> (m)))
#else
# define DIG_REV(i, m, j)
                                                                  /
   do {
      unsigned _{-} = (i);
        = (( \& 0x333333333) << 2) | (( \& ~0x333333333) >> 2); 
       _ = ((_ & 0x0F0F0F0F) << 4) | ((_ & ~0x0F0F0F0F) >> 4);
        = (( \& 0x00FF00FF) << 8) | (( \& ~0x00FF00FF) >> 8); 
        = (( \& 0x0000FFFF) << 16) | (( \& ~0x0000FFFF) >> 16); 
      (j) = _ >> (m);
   } while (0)
#endif
void fft cn
   const short *restrict w,
   int n,
   short
            *restrict x,
   short
            *restrict y
)
   int stride, i, j, k, t, s, m;
   short xh0, xh1, xh20, xh21;
   short x10, x11, x120, x121;
   short xt0, yt0, xt1, yt1;
   short xt2, yt2, xt3, yt3;
   /*----*/
   /* Inform the compiler that the input array "x", twiddle factor array */
   /* "w" and output array "y" are double word aligned. In addition the */
   /* number of points to be transformed is assumed to be greater than or */
                                                                  * /
   /* equal to 16, and less than 32768.
   /*-----*/
```

```
#ifndef NOASSUME
_nassert((int)x % 8 == 0);
_{nassert((int)y % 8 == 0);}
_nassert((int)w % 8 == 0);
nassert(n >= 16);
_nassert(n < 32768);
#endif
/* ----- */
/* Perform initial stages of FFT in place w/out digit reversal.
#ifndef NOASSUME
#pragma MUST_ITERATE(1,,1);
#endif
for (stride = n, t = 0; stride > 4; stride >>= 2)
   /* ------ */
   /* Perform each of the butterflies for this particular stride. */
   s = stride >> 2i
   /*----*/
   /* stride represents the seperation between the inputs of the radix */
   /* 4 butterfly. The C code breaks the FFT, into two cases, one when */
   /* the stride between the elements is greater than 4, other when
   /* the stride is less than 4. Since stride is greater than 16, it
                                                           * /
   /* can be guranteed that "s" is greater than or equal to 4.
                                                           * /
   /* In addition it can also be shown that the loop that shares this */
   /* stride will iterate at least once. The number of times this
                                                           * /
   /* loop iterates depends on how many butterflies in this stage
   /* share a twiddle factor.
                                                           * /
   /*----*/
   #ifndef NOASSUME
   _nassert(stride >= 16);
   _nassert(s >= 4);
   #pragma MUST_ITERATE(1,,1);
   #endif
```

```
for (i = 0; i < n; i += stride)
   #ifndef NOASSUME
   _nassert(i % 4 == 0);
   _nassert(s >= 4);
   #pragma MUST_ITERATE(2,,2);
   #endif
   for (j = 0; j < s; j += 2)
      for (k = 0; k < 2; k++)
       {
          short.
                      w1c, w1s, w2c, w2s, w3c, w3s;
          short x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
          short y0r, y0i, y1r, y1i, y2r, y2i, y3r, y3i;
          /* ----- */
          /* Read the four samples that are the input to this
          /* particular butterfly.
          /* ----- */
          x0r = x[2*(i+j+k) + 0]; x0i = x[2*(i+j+k) + 1];
          x1r = x[2*(i+j+k + s) + 0]; x1i = x[2*(i+j+k + s) + 1];
          x2r = x[2*(i+j+k + 2*s) + 0]; x2i = x[2*(i+j+k + 2*s) + 1];
          x3r = x[2*(i+j+k + 3*s) + 0]; x3i = x[2*(i+j+k + 3*s) + 1];
          /* ----- */
          /* Read the six twiddle factors that are needed for 3 */
          /* of the four outputs. (The first output has no mpys.) */
          w1s = w[t + 2*k + 6*j + 0]; w1c = w[t + 2*k + 6*j + 1];
          w2s = w[t + 2*k + 6*j + 4]; w2c = w[t + 2*k + 6*j + 5];
          w3s = w[t + 2*k + 6*j + 8]; w3c = w[t + 2*k + 6*j + 9];
          /* ----- */
          /* Calculate the four outputs, remembering that radix4 */
          /* FFT accepts 4 inputs and produces 4 outputs. If we
             imagine the inputs as being complex, and look at the */
          /*
             first stage as an example:
                                                          * /
          /*
                                                          * /
          /* Four inputs are x(n) x(n+N/4) x(n+N/2) x(n+3N/4)
```

```
In general the four inputs can be generalized using */
                                                        * /
/* the stride between the elements as follows:
/* x(n), x(n + s), x(n + 2*s), x(n + 3*s).
                                                        * /
/*
                                                        * /
/*
   These four inputs are used to calculate four outputs */
                                                        * /
/* as shown below:
/*
                                                        * /
/* X(4k) = x(n) + x(n + N/4) + x(n + N/2) + x(n + 3N/4) */
/* X(4k+1) = x(n) - jx(n + N/4) - x(n + N/2) + jx(n + 3N/4) */
/* X(4k+2) = x(n) - x(n + N/4) + x(N + N/2) - x(n + 3N/4) */
/* X(4k+3) = x(n) + jx(n + N/4) - x(n + N/2) - jx(n + 3N/4) */
                                                        * /
/* These four partial results can be re-written to show */
/* the underlying DIF structure similar to DSP_radix2 as */
/* follows:
                                                        * /
                                                        * /
/* X(4k) = (x(n)+x(n + N/2)) + (x(n+N/4)+x(n + 3N/4)) */
/* X(4k+1) = (x(n)-x(n + N/2)) - j(x(n+N/4) - x(n + 3N/4)) */
/* x(4k+2) = (x(n)+x(n+N/2)) - (x(n+N/4)+x(n+3N/4)) */
/* X(4k+3) = (x(n)-x(n + N/2)) + j(x(n+N/4) - x(n + 3N/4)) */
/*
                                                        * /
/* which leads to the real and imaginary values as foll: */
/*
                                                        * /
/* y0r = x0r + x2r + x1r + x3r = xh0 + xh20
                                                        * /
/* y0i = x0i + x2i + x1i + x3i = xh1 + xh21
                                                        * /
/* y1r = x0r - x2r + (x1i - x3i) = x10 + x121
                                                        * /
/* y1i = x0i - x2i - (x1r - x3r) = x11 - x120
                                                        * /
/* y2r = x0r + x2r - (x1r + x3r) = xh0 - xh20
                                                        * /
/* y2i = x0i + x2i - (x1i + x3i
                                  = xh1 - xh21
                                                        * /
/* y3r = x0r - x2r - (x1i - x3i) = x10 - x121
                                                        * /
/* y3i = x0i - x2i + (x1r - x3r) = x11 + x120
                                                        * /
xh0 = x0r + x2r;
xh1 = x0i + x2i;
xh20 = x1r + x3r;
xh21 = x1i + x3i;
```

```
x11 = x0i -
                         x2i;
         x120 = x1r -
                         x3r;
         x121 = x1i
                         x3i;
         xt0 = xh0 +
                         xh20;
         yt0 = xh1 +
                         xh21;
         xt1 = x10 +
                         x121;
         vt1 = xl1 -
                         x120;
         xt2 = xh0 -
                         xh20;
         yt2 = xh1 -
                        xh21;
         xt3 = x10 -
                         x121;
         yt3 = xl1 +
                         x120;
         /*-----
         /* Perform twiddle factor multiplies of three terms,top */
         /* term does not have any multiplies. Note the twiddle
                                                                * /
         /* factors for a normal FFT are C + j (-S). Since the
                                                                * /
         /* factors that are stored are C + j S, this is
                                                                * /
         /* corrected for in the multiplies.
                                                                * /
         /*
                                                                */
                                                               * /
         /* Y1 = (xt1 + jyt1) (c + js) = (xc + ys) + (yc -xs)
         y0r = xt0;
         y0i = yt0;
         y1r = (xt1 * w1c + yt1 * w1s) >> 15;
         y1i = (yt1 * w1c - xt1 * w1s) >> 15;
         y2r = (xt2 * w2c + yt2 * w2s) >> 15;
         y2i = (yt2 * w2c - xt2 * w2s) >> 15;
         y3r = (xt3 * w3c + yt3 * w3s) >> 15;
         y3i = (yt3 * w3c - xt3 * w3s) >> 15;
          /* Store the final results back to the input array.
         x[2*(i+j+k) + 0] = y0r; x[2*(i+j+k) + 1] = y0i;
         x[2*(i+j+k + s) + 0] = y1r; x[2*(i+j+k + s) + 1] = y1i;
         x[2*(i+j+k + 2*s) + 0] = y2r; x[2*(i+j+k + 2*s) + 1] = y2i;
         x[2*(i+j+k + 3*s) + 0] = y3r; x[2*(i+j+k + 3*s) + 1] = y3i;
}
```

x10 = x0r -

x2r;

```
/* Offset to next subtable of twiddle factors. With each iteration */
    of the above block, six twiddle factors get read, s times,
    hence the offset into the twiddle factor array is advanved by */
                                                 * /
  /* this amount.
  /* ----- */
  t += 6 * s;
/* ----- */
/* Get the magnitude of "n", so we know how many digits to reverse.
/* _____ */
for (i = 31, m = 1; (n & (1 << i)) == 0; i--, m++);
/* ----- */
/* Perform final stage with digit reversal.
s = n \gg 2;
/*----*/
/* One of the nice features, of this last stage are that, no multiplies */
/* are required. In addition the data always strides by a fixed amount */
/* namely 8 elements. Since the data is stored as interleaved pairs, of */
/* real and imaginary data, the first eight elements contain the data */
/st for the first four complex inputs. These are the inputs to the first st/
/* radix4 butterfly.
/*----*/
#ifndef NOASSUME
#pragma MUST_ITERATE(4,,4);
#endif
for (i = 0; i < n; i += 4)
  short x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
  short y0r, y0i, y1r, y1i, y2r, y2i, y3r, y3i;
  /* ------ */
  /* Read the four samples that are the input to this butterfly.
  /* ------ */
```

```
x0r = x[2*(i + 0) + 0]; x0i = x[2*(i + 0) + 1];
x1r = x[2*(i + 1) + 0];
                     x1i = x[2*(i + 1) + 1];
x2r = x[2*(i + 2) + 0];
                     x2i = x[2*(i + 2) + 1];
x3r = x[2*(i + 3) + 0]; x3i = x[2*(i + 3) + 1];
/* ----- */
/* Calculate the final FFT result from this butterfly.
/* ----- */
y0r = (x0r + x2r) + (x1r + x3r);
y0i = (x0i + x2i) + (x1i + x3i);
y1r = (x0r - x2r) + (x1i - x3i);
y1i = (x0i - x2i) - (x1r - x3r);
y2r = (x0r + x2r) - (x1r + x3r);
y2i = (x0i + x2i) - (x1i + x3i);
y3r = (x0r - x2r) - (x1i - x3i);
y3i = (x0i - x2i) + (x1r - x3r);
/* ----- */
/* Digit reverse our address to convert the digit-reversed input */
/* into a linearized output order. This actually results in a */
/* digit-reversed store pattern since we're loading linearly, but */
/* the end result is that the FFT bins are in linear order.
                                                       * /
/* ----- */
DIG_REV(i, m, j); /* Note: Result is assigned to 'j' by the macro. */
/* Store out the final FFT results.
                                                       * /
y[2*(j + 0) + 0] = y0r; y[2*(j + 0) + 1] = y0i;
y[2*(j + s) + 0] = y1r; y[2*(j + s) + 1] = y1i;
y[2*(j + 2*s) + 0] = y2r; y[2*(j + 2*s) + 1] = y2i;
y[2*(j + 3*s) + 0] = y3r; y[2*(j + 3*s) + 1] = y3i;
```

# **Special Requirements**

- ☐ In-place computation is *not* allowed.
- $\square$  nx must be a power of 4 and  $4 \le nx \le 65536$ .
- Input x[] and output y[] are stored on double-word aligned boundaries.

		☐ Input data x[] is stored in the order real0, img0, real1, img1,		
		The FFT coefficients (twiddle factors) must be double-word aligned and are generated using the program tw_fft16x16 provided in the directory 'support\fft'.		
Implementation Notes				
		Loads input x[] and coefficient w[] as double words.		
		Both loops j and i0 shown in the C code are placed in the inner loop of assembly code.		
		Bank Conflicts: No bank conflicts occur.		
		Endian: The code is LITTLE ENDIAN.		
		Interruptibility: The code is interrupt-tolerant but not interruptible.		
Benchmarks	Сус	cles 1.25 * nx * log <sub>4</sub> (nx) – 0.5 * nx + 23 * log <sub>4</sub> (nx) – 1		
	Cod	desize 984 bytes		

#### DSP fft16x16r

# Complex Forward Mixed Radix 16- x 16-bit FFT With Rounding

#### **Function**

void DSP\_fft16x16r(int nx, short x[], short w[], unsigned char brev[], short y[], int radix, int offset, int nmax)

#### **Arguments**

nx Length of FFT in complex samples. Must be power of 2 and ≤16384

x[2\*nx] Pointer to complex 16-bit data input

w[2\*nx] Pointer to complex FFT coefficients

brev[64] Pointer to bit reverse table containing 64 entries. Only required for

C model code. Ignored by assembly code which uses BITR

instruction instead.

y[2\*nx] Pointer to complex 16-bit data output

radix Smallest FFT butterfly used in computation used for

decomposing FFT into sub-FFTs. See notes.

offset Index in complex samples of sub-FFT from start of main FFT.

nmax Size of main FFT in complex samples.

#### Description

This routine implements a cache-optimized complex forward mixed radix FFT with scaling, rounding and digit reversal. Input data x[], output data y[] and coefficients w[] are 16-bit. The output is returned in the separate array y[] in normal order. Each complex value is stored as interleaved 16-bit real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors).

This redundant set of twiddle factors is size 2\*N short samples. As pointed out later dividing these twiddle factors by 2 will give an effective divide by 4 at each stage to guarantee no overflow. The function is accurate to about 68dB of signal to noise ratio to the DFT function below:

```
void dft(int n, short x[], short y[])
{
   int k,i, index;
   const double PI = 3   4159654;
   short * p_x;
   double arg, fx_0, fx_1, fy_0, fy_1, co, si;
```

```
for(k = 0; k < n; k++)
    p_x = x;
     fy_0 = 0;
     fy_1 = 0;
     for(i=0; i<n; i++)
       fx_0 = (double)p_x[0];
       fx_1 = (double)p_x[1];
      p_x += 2;
       index = (i*k) % n;
       arg = 2*PI*index/n;
      co = cos(arq);
       si = -sin(arg);
       fy_0 += ((fx_0 * co) - (fx_1 * si));
       fy_1 += ((fx_1 * co) + (fx_0 * si));
     }
    y[2*k] = (short)2*fy_0/sqrt(N);
    y[2*k+1] = (short)2*fy_1/sqrt(N);
}
```

Scaling takes place at each stage except the last one. This is a divide by 2 to prevent overflow. All shifts are rounded to reduce truncation noise power by 3dB. The function takes the table and input data and calculates the FFT producing the frequency domain data in the y[] array. As the FFT allows every input point to effect every output point, in a cache based system this causes cache thrashing. This is mitigated by allowing the main FFT of size N to be divided into several steps, allowing as much data reuse as possible. For example the following function:

```
DSP_fft16x16r(1024,&x[0], &w[0], y,brev,4, 0,1024);
is equivalent to:

DSP_fft16x16r(1024,&x[2*0], &w[0] ,y,brev,256, 0,1024);

DSP_fft16x16r(256, &x[2*0], &w[2*768],y,brev,4, 0,1024);

DSP_fft16x16r(256, &x[2*256],&w[2*768],y,brev,4, 256,1024);

DSP_fft16x16r(256, &x[2*512],&w[2*768],y,brev,4, 512,1024);
```

```
DSP_fft16x16r(256, &x[2*768],&w[2*768],y,brev,4, 768,1024);
```

Notice how the 1st FFT function is called on the entire 1K data set it covers the 1st pass of the FFT until the butterfly size is 256.

The following 4 FFTs do 256-point FFTs 25% of the size. These continue down to the end when the butterfly is of size 4. They use an index to the main twiddle factor array of 0.75\*2\*N. This is because the twiddle factor array is composed of successively decimated versions of the main array.

N not equal to a power of 4 can be used, i.e. 512. In this case to decompose the FFT the following would be needed:

```
DSP_fft16x16r(512, &x[0], &w[0], y,brev,2, 0,512);
is equivalent to:

DSP_fft16x16r(512, &x[0], &w[0], y,brev,128, 0,512);
DSP_fft16x16r(128, &x[2*0], &w[2*384],y,brev,2, 0,512);
DSP_fft16x16r(128, &x[2*128],&w[2*384],y,brev,2, 128,512);
DSP_fft16x16r(128, &x[2*256],&w[2*384],y,brev,2, 256,512);
DSP_fft16x16r(128, &x[2*384],&w[2*384],y,brev,2, 384,512);
```

The twiddle factor array is composed of  $\log_4(N)$  sets of twiddle factors,  $(3/4)^*N$ ,  $(3/16)^*N$ ,  $(3/64)^*N$ , etc. The index into this array for each stage of the FFT is calculated by summing these indices up appropriately. For multiple FFTs they can share the same table by calling the small FFTs from further down in the twiddle factor array, in the same way as the decomposition works for more data reuse.

Thus, the above decomposition can be summarized for a general N, radix "rad" as follows:

```
DSP_fft16x16r(N, &x[0], &w[0], brev,y,N/4,0, N)
DSP_fft16x16r(N/4,&x[0], &w[2*3*N/4],brev,y,rad,0, N)
DSP_fft16x16r(N/4,&x[2*N/4], &w[2*3*N/4],brev,y,rad,N/4, N)
DSP_fft16x16r(N/4,&x[2*N/2], &w[2*3*N/4],brev,y,rad,N/2, N)
DSP_fft16x16r(N/4,&x[2*3*N/4],&w[2*3*N/4],brev,y,rad,3*N/4,N)
```

As discussed previously, N can be either a power of 4 or 2. If N is a power of 4, then rad = 4, and if N is a power of 2 and not a power of 4, then rad = 2. "rad" is used to control how many stages of decomposition are performed. It is also used to determine whether a radix4 or DSP\_radix2 decomposition should be performed at the last stage. Hence when "rad" is set to "N/4" the first stage of the transform alone is performed and the code exits. To complete the FFT, four

other calls are required to perform N/4 size FFT's. In fact, the ordering of these 4 FFT's amongst themselves does not matter and hence from a cache perspective, it helps to go through the remaining 4 FFTs in exactly the opposite order to the first. This is illustrated as follows:

In addition this function can be used to minimize call overhead, by completing the FFT with one function call invocation as shown below:

```
DSP_fft16x16r(N, &x[0], &w[0], y, brev, rad, 0, N)
```

# **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void fft16x16r
    int
                     n,
    short
                     *ptr_x,
    short
                     *ptr_w,
    unsigned char
                     *brev,
    short
                     *y,
    int
                     radix,
    int
                     offset,
    int
                     nmax
)
{
    int
          i, 10, 11, 12, h2, predj;
    int
          11p1,12p1,h2p1, tw_offset, stride, fft_jmp;
    short xt0, yt0, xt1, yt1, xt2, yt2;
    short si1, si2, si3, co1, co2, co3;
    short xh0,xh1,xh20,xh21,xl0,xl1,xl20,xl21;
    short x_0, x_1, x_11, x_11p1, x_h2, x_h2p1, x_12, x_12p1;
    short *x, *w;
    short *ptr_x0, *ptr_x2, *y0;
    unsigned int j, k, j0, j1, k0, k1;
    short x0, x1, x2, x3, x4, x5, x6, x7;
```

```
short xh0_0, xh1_0, xh0_1, xh1_1;
short x10_0, x11_0, x10_1, x11_1;
short yt3, yt4, yt5, yt6, yt7;
unsigned a, num;
stride = n; /* n is the number of complex samples */
tw_offset = 0;
while (stride > radix)
    j = 0;
   fft_jmp = stride + (stride>>1);
   h2 = stride>>1;
   11 = stride;
   12 = stride + (stride>>1);
   x = ptr_x;
   w = ptr_w + tw_offset;
   for (i = 0; i < n >> 1; i += 2)
       co1 = w[j+0];
       si1 = w[j+1];
       co2 = w[j+2];
       si2 = w[j+3];
       co3 = w[j+4];
       si3 = w[j+5];
        j += 6;
       x_0 = x[0];
       x_1 = x[1];
       x_h2 = x[h2];
       x_h2p1 = x[h2+1];
       x_11 = x[11];
       x_{11p1} = x[11+1];
       x_12 = x[12];
       x_12p1 = x[12+1];
       xh0 = x_0 + x_{11};
       xh1 = x_1 + x_1p1;
       x10 = x_0 - x_11;
```

```
x11 = x_1 - x_1p1;
        xh20 = x_h2 + x_12;
        xh21 = x_h2p1 + x_12p1;
        x120 = x_h2 - x_12;
        x121 = x_h2p1 - x_12p1;
        ptr_x0 = x;
        ptr_x0[0] = ((short)(xh0 + xh20))>>1;
        ptr_x0[1] = ((short)(xh1 + xh21))>>1;
        ptr_x2 = ptr_x0;
        x += 2;
       predj = (j - fft_jmp);
        if (!predj) x += fft_jmp;
        if (!predj) j = 0;
        xt0 = xh0 - xh20;
        yt0 = xh1 - xh21;
        xt1 = x10 + x121;
        yt2 = xl1 + xl20;
        xt2 = x10 - x121;
        yt1 = xl1 - xl20;
        11p1 = 11+1;
       h2p1 = h2+1;
        12p1 = 12+1;
        ptr_x2[11] = (xt1 * co1 + yt1 * si1 + 0x00008000) >> 16;
        ptr_x2[l1p1] = (yt1 * co1 - xt1 * si1 + 0x00008000) >> 16;
        ptr_x2[h2] = (xt0 * co2 + yt0 * si2 + 0x00008000) >> 16;
        ptr_x2[h2p1] = (yt0 * co2 - xt0 * si2 + 0x00008000) >> 16;
        ptr_x2[12] = (xt2 * co3 + yt2 * si3 + 0x00008000) >> 16;
        ptr_x2[12p1] = (yt2 * co3 - xt2 * si3 + 0x00008000) >> 16;
    tw_offset += fft_jmp;
    stride = stride>>2;
} /* end while */
j = offset>>2;
ptr_x0 = ptr_x;
y0 = y;
/* determine _norm(nmax) - 17 */
```

```
10 = 31;
if (((nmax>>31)&1)==1)
   num = ~nmax;
else
   num = nmax;
if (!num)
   10 = 32;
else
   a=num&0xFFFF0000; if (a) { 10-=16; num=a; }
   a=num&0xFF00FF00; if (a) { 10-= 8; num=a; }
   a=num&0xF0F0F0F0; if (a) { 10-= 4; num=a; }
   a=num&0xCCCCCCC; if (a) { 10-= 2; num=a; }
   a=num&0xAAAAAAA; if (a) { 10-=1; }
}
10 -= 1;
10 -= 17;
if(radix == 2 | radix == 4)
   for (i = 0; i < n; i += 4)
    {
           /* reversal computation */
           j0 = (j) & 0x3F;
            j1 = (j >> 6) \& 0x3F;
           k0 = brev[j0];
           k1 = brev[j1];
           k = (k0 << 6) \mid k1;
           if (10 < 0)
            k = k << -10;
           else
             k = k >> 10;
            j++; /* multiple of 4 index */
           x0 = ptr_x0[0]; x1 = ptr_x0[1];
           x2 = ptr_x0[2]; x3 = ptr_x0[3];
                = ptr_x0[4]; x5 = ptr_x0[5];
           x6 = ptr_x0[6]; x7 = ptr_x0[7];
           ptr_x0 += 8;
```

```
xh0_0 = x0 + x4;
xh1_0 = x1 + x5;
xh0_1 = x2 + x6;
xh1_1 = x3 + x7;
if (radix == 2)
 xh0_0 = x0;
 xh1_0 = x1;
 xh0_1 = x2;
 xh1_1 = x3;
}
yt0 = xh0_0 + xh0_1;
yt1 = xh1_0 + xh1_1;
yt4 = xh0_0 - xh0_1;
yt5 = xh1_0 - xh1_1;
x10_0 = x0 - x4;
x11_0 = x1 - x5;
x10_1 = x2 - x6;
x11_1 = x3 - x7;
if (radix == 2)
 x10_0 = x4;
 x11\_0 = x5;
 x11_1 = x6;
 x10_1 = x7;
}
yt2 = x10_0 + x11_1;
yt3 = xl1_0 - xl0_1;
yt6 = x10_0 - x11_1;
yt7 = x11_0 + x10_1;
if (radix == 2)
 yt7 = x11_0 - x10_1;
 yt3 = x11_0 + x10_1;
```

```
}
                   y0[k] = yt0; y0[k+1] = yt1;
                   k += n>>1;
                   y0[k] = yt2; y0[k+1] = yt3;
                   k += n >> 1;
                   y0[k] = yt4; y0[k+1] = yt5;
                   k += n >> 1;
                   y0[k] = yt6; y0[k+1] = yt7;
         }
}
Special Requirements
                       ☐ In-place computation is not allowed.
                       nx must be a power of 2 or 4.
                       Complex input data x[], and twiddle factors w[] must be double-word
                           aligned.
                       Real values are stored in even word, imaginary in odd.

    Output array is double word aligned.

                       ☐ All data is in short precision or Q.15 format

    Output results are returned in normal order.

                       ☐ The FFT coefficients (twiddle factors) are generated using the program
                           tw_fft16x16 provided in the directory 'support\fft'.
Implementation Notes
                           Bank Conflicts: No bank conflicts occur.
                       Endian: The code is LITTLE ENDIAN.
                       Interruptibility: The code is interrupt-tolerant but not interruptible.
                       \square The routine uses \log_4(nx) - 1 stages of radix-4 transform and performs ei-
                           ther a radix-2 or radix-4 transform on the last stage depending on nx. If nx
                           is a power of 4, then this last stage is also a radix-4 transform, otherwise
                           it is a radix-2 transform.
                       A special sequence of coefficients used as generated above produces the
                           FFT. This collapses the inner 2 loops in the traditional Burrus and Parks
                           implementation.
```

- ☐ The revised FFT uses a redundant sequence of twiddle factors to allow a linear access through the data. This linear access enables data and instruction level parallelism.
   ☐ The butterfly is bit reversed, i.e. the inner 2 points of the butterfly are
- ☐ The butterfly is bit reversed, i.e. the inner 2 points of the butterfly are crossed over, this has the effect of making the data come out in bit reversed rather than in radix 4 digit reversed order. This simplifies the last pass of the loop. The BITR instruction is used to do the bit reversal out of place.
- For more aggressive overflow control the shift in the DC term can be adjusted to 2 and the twiddle factors shifted right by 1. This gives a divide by 4 at each stage. For better accuracy the data can be pre-asserted left by so many bits so that as it builds in magnitude. The divide by 2 prevents too much growth. An optimal point for example with an 8192-point FFT with input data precision of 8 bits is to assert the input 4 bits left to make it 12 bits. This gives an SNR of 68dB at the output. By trying combinations the optimal can be found. If scaling is not required it is possible to replace the MPY by SMPY this will give a shift left by 1 so a shift right by 16 gives a total 15 bit shift right. The DC term must be adjusted to give a zero shift.

**Benchmarks** 

Cycles  $ceil[log_4(nx) - 1] * (5 * nx/4 + 25) + 5 * nx/4 + 26$ 

Codesize 868 bytes

# Complex Forward Mixed Radix 16- x 16-bit FFT With Truncation DSP fft16x16t **Function** void DSP fft16x16t(short w[], int nx, short x[], short y[])) Pointer to complex Q.15 FFT coefficients. Arguments w[2\*nx] Length of FFT in complex samples. Must be power of 2 and nx $16 \le nx \le 32768$ . x[2\*nx]Pointer to complex 16-bit data input. y[2\*nx]Pointer to complex 16-bit data output. Description This routine computes a complex forward mixed radix FFT with truncation and digit reversal. Input data x[], output data y[] and coefficients w[] are 16-bit. The output is returned in the separate array y[] in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a spe-

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

cial ordering of FFT coefficients (also called twiddle factors) and memory ac-

cesses to improve performance in the presence of cache.

```
/*-----*/
/* The following macro is used to obtain a digit reversed index, of a given */
/* number i, into j where the number of bits in "i" is "m". For the natural */
/* form of C code, this is done by first interchanging every set of "2 bit" */
/* pairs, followed by exchanging nibbles, followed by exchanging bytes, and */
/* finally halfwords. To give an example, condider the following number:
                                                                    * /
                                                                    * /
/* N = FEDCBA9876543210, where each digit represents a bit, the following
                                                                    * /
/* steps illustrate the changes as the exchanges are performed:
                                                                    * /
/* M = DCFE98BA54761032 is the number after every "2 bits" are exchanged.
                                                                    * /
                                                                    * /
/* O = 98BADCFE10325476 is the number after every nibble is exchanged.
/* P = 1032547698BADCFE is the number after every byte is exchanged.
                                                                    */
/* Since only 16 digits were considered this represents the digit reversed */
/* index. Since the numbers are represented as 32 bits, there is one more
                                                                    * /
/* step typically of exchanging the half words as well.
                                                                    * /
/*----*/
#if TMS320C6X
# define DIG_REV(i, m, j) ((j) = (_shfl(_rotl(_bitr(_deal(i)), 16)) >> (m)))
```

```
#else
# define DIG_REV(i, m, j)
                                                                      /
   do {
       unsigned _{-} = (i);
        = (( \& 0x33333333) << 2) | (( \& ~0x33333333) >> 2); 
       _ = ((_ & 0x00FF00FF) << 8) | ((_ & ~0x00FF00FF) >> 8);
       = (( \& 0x0000FFFF) << 16) | (( \& ~0x0000FFFF) >> 16);
       (j) = \_ >> (m);
   } while (0)
#endif
void DSP_fft16x16t_cn(const short *restrict ptr_w, int npoints, short * ptr_x,
                short * ptr_y)
{
   int i, j, 11, 12, h2, predj, tw_offset, stride, fft_jmp;
   short xt0_0, yt0_0, xt1_0, yt1_0, xt2_0, yt2_0;
   short xt0_1, yt0_1, xt1_1, yt1_1, xt2_1, yt2_1;
   short xh0_0, xh1_0, xh20_0, xh21_0, xl0_0, xl1_0, xl20_0, xl21_0;
   short xh0_1, xh1_1, xh20_1, xh21_1, xl0_1, xl1_1, xl20_1, xl21_1;
   short x_0, x_1, x_2, x_3, x_11_0, x_11_1, x_11_2, x_11_3, x_12_0, x_12_1;
   short xh0_2, xh1_2, xl0_2, xl1_2, xh0_3, xh1_3, xl0_3, xl1_3;
   short x_4, x_5, x_6, x_7, x_12_2, x_12_3, x_h2_0, x_h2_1, x_h2_2, x_h2_3;
   short x_8, x_9, x_a, x_b, x_c, x_d, x_e, x_f;
   short si10, si20, si30, co10, co20, co30;
   short sill, si21, si31, col1, co21, co31;
   short * x, * x2, * x0;
   short * y0, * y1, * y2, *y3;
   short n00, n10, n20, n30, n01, n11, n21, n31;
   short n02, n12, n22, n32, n03, n13, n23, n33;
   short y0r, y0i, y4r, y4i;
   int n0, j0;
   int radix, m;
   int norm;
   const short *w;
   /*-----*/
   /* Determine the magnitude od the number of points to be transformed.
   /* Check whether we can use a radix4 decomposition or a mixed radix */
                                                                     * /
    /* transformation, by determining modulo 2.
```

```
for (i = 31, m = 1; (npoints & (1 << i)) == 0; i--, m++);
radix = m & 1 ? 2 : 4;
norm
      = m - 2;
/*----*/
/* The stride is quartered with every iteration of the outer loop. It */
/* denotes the seperation between any two adjacent inputs to the butter */
/* -fly. This should start out at N/4, hence stride is initially set to */
/* N. For every stride, 6*stride twiddle factors are accessed. The
/* "tw_offset" is the offset within the current twiddle factor sub-
                                                      * /
/* table. This is set to zero, at the start of the code and is used to */
/* obtain the appropriate sub-table twiddle pointer by offseting it
                                                      * /
/* with the base pointer "ptr_w".
                                                      * /
/*----*/
stride = npoints;
tw offset = 0;
fft_jmp = 6 * stride;
while (stride > radix)
   /*----*/
   /* At the start of every iteration of the outer loop, "j" is set  */
   /* to zero, as "w" is pointing to the correct location within the */
   /* twiddle factor array. For every iteration of the inner loop
                                                     * /
   /* 6 * stride twiddle factors are accessed. For eq,
                                                      * /
                                                      * /
   /* #Iteration of outer loop # twiddle factors #times cycled
                                                     * /
                          6 N/4
                                                     * /
                                         1
   /* 2
                          6 N/16
                                                     * /
                                         4
   /*----*/
   j = 0;
   fft jmp >>= 2;
   /*----*/
   /* Set up offsets to access "N/4", "N/2", "3N/4" complex point or ^*/
   /* "N/2", "N", "3N/2" half word
   /*----*/
  h2 = stride>>1;
```

```
11 = stride;
12 = stride + (stride >> 1);
/*----*/
/* Reset "x" to point to the start of the input data array.
/* "tw_offset" starts off at 0, and increments by "6 * stride"
/* The stride quarters with every iteration of the outer loop
/*_____*/
x = ptr_x;
w = ptr_w + tw_offset;
tw_offset += fft_jmp;
stride >>= 2;
/*----*/
/* The following loop iterates through the different butterflies, */
/* within a given stage. Recall that there are logN to base 4
/* stages. Certain butterflies share the twiddle factors. These
                                                      * /
/* are grouped together. On the very first stage there are no
                                                      * /
/* butterflies that share the twiddle factor, all N/4 butter-
                                                      * /
/* flies have different factors. On the next stage two sets of
                                                      * /
/* N/8 butterflies share the same twiddle factor. Hence after
                                                      * /
/* half the butterflies are performed, j the index into the
                                                      * /
/* factor array resets to 0, and the twiddle factors are reused.
                                                      * /
/* When this happens, the data pointer 'x' is incremented by the */
/* fft_jmp amount. In addition the following code is unrolled to */
/* perform "2" radix4 butterflies in parallel.
                                                      * /
/*----*/
for (i = 0; i < npoints; i += 8)
{
   /*----*/
   /* Read the first 12 twiddle factors, six of which are used */
   /* for one radix 4 butterfly and six of which are used for
                                                     * /
   /* next one.
                                                      * /
   co10 = w[j+1]; si10 = w[j+0];
   col1 = w[j+3];
                 si11 = w[j+2];
   co20 = w[j+5]; si20 = w[j+4];
   co21 = w[j+7]; si21 = w[j+6];
```

```
co30 = w[j+9]; si30 = w[j+8];
co31 = w[j+11]; si31 = w[j+10];
/*----*/
/* Read in the first complex input for the butterflies.
/* 1st complex input to 1st butterfly: x[0] + jx[1]
                                                 * /
/* 1st complex input to 2nd butterfly: x[2] + jx[3]
                                                 * /
/*----*/
x_0 = x[0]; x_1 = x[1];
x_2 = x[2]; x_3 = x[3];
/* Read in the complex inputs for the butterflies. Each of the*/
/* successive complex inputs of the butterfly are seperated */
/* by a fixed amount known as stride. The stride starts out */
/* at N/4, and quarters with every stage.
                                                 * /
/*----*/
x_11_0 = x[11]; x_11_1 = x[11+1];
x_11_2 = x[11+2]; x_11_3 = x[11+3];
x_12_0 = x[12]; x_12_1 = x[12+1];
x_{12_2} = x[12+2]; x_{12_3} = x[12+3];
x_h2_0 = x[h2]; x_h2_1 = x[h2+1];
x_h2_2 = x[h2+2]; x_h2_3 = x[h2+3];
/*----*/
/* Two butterflies are evaluated in parallel. The following */
/* results will be shown for one butterfly only, although */
/* both are being evaluated in parallel.
                                                * /
/*
                                                 * /
                                                 * /
/* Perform DSP_radix2 style DIF butterflies.
/*----*/
xh0_0 = x_0 + x_11_0;
                      xh1_0 = x_1 + x_11_1;
xh0_1 = x_2
           + x_11_2;
                       xh1_1 = x_3
                                   + x_11_3;
x10_0 = x_0 - x_11_0;
                      x11_0 = x_1
                                   - x_11_1;
x10_1 = x_2 - x_11_2; x11_1 = x_3 - x_11_3;
xh20_0 = x_h2_0 + x_12_0;
                      xh21_0 = x_h2_1 + x_12_1;
xh20_1 = x_h2_2 + x_12_2;
                       xh21_1 = x_h2_3 + x_12_3;
x120_0 = x_h2_0 - x_12_0;
                      x121_0 = x_h2_1 - x_12_1;
x120_1 = x_h2_2 - x_12_2; x121_1 = x_h2_3 - x_12_3;
```

```
/* Derive output pointers using the input pointer "x"
x0 = xi
x2 = x0;
/* When the twiddle factors are not to be re-used, j is
/* incremented by 12, to reflect the fact that 12 half words */
/* are consumed in every iteration. The input data pointer */
/* increments by 4. Note that within a stage, the stride
/* does not change and hence the offsets for the other three */
/* legs, 0, h2, l1, l2.
/*----*/
j += 12;
x += 4;
predj = (j - fft_jmp);
if (!predj) x += fft_jmp;
if (!predj) j = 0;
/*----*/
/* These four partial results can be re-written to show
/* the underlying DIF structure similar to DSP_radix2 as
                                                       * /
/* follows:
                                                       * /
/*
                                                       * /
/* X(4k) = (x(n)+x(n + N/2)) + (x(n+N/4)+x(n + 3N/4))
                                                       * /
/* X(4k+1) = (x(n)-x(n + N/2)) - j(x(n+N/4) - x(n + 3N/4))
                                                       * /
/* x(4k+2) = (x(n)+x(n + N/2)) - (x(n+N/4)+x(n + 3N/4))
                                                       * /
/* X(4k+3) = (x(n)-x(n + N/2)) + j(x(n+N/4) - x(n + 3N/4))
                                                       * /
/*
                                                       * /
/* which leads to the real and imaginary values as foll:
                                                       * /
/*
                                                       * /
/* y0r = x0r + x2r + x1r + x3r = xh0 + xh20
                                                       * /
/* y0i = x0i + x2i + x1i + x3i = xh1 + xh21
                                                       * /
/* y1r = x0r - x2r + (x1i - x3i) = x10 + x121
                                                       * /
/* y1i = x0i - x2i - (x1r - x3r) = x11 - x120
                                                       * /
/* y2r = x0r + x2r - (x1r + x3r) = xh0 - xh20
                                                       * /
/* y2i = x0i + x2i - (x1i + x3i = xh1 - xh21
```

```
/* y3r = x0r - x2r - (x1i - x3i) = x10 - x121
                                                  * /
/* y3i = x0i - x2i + (x1r - x3r) = x11 + x120
                                                  * /
/* -----*/
y0r = xh0_0 + xh20_0; y0i = xh1_0 + xh21_0;
y4r = xh0_1 + xh20_1; y4i = xh1_1 + xh21_1;
xt0_0 = xh0_0 - xh20_0; yt0_0 = xh1_0 - xh21_0;
xt0_1 = xh0_1 - xh20_1; yt0_1 = xh1_1 - xh21_1;
xt1_0 = x10_0 + x121_0; yt2_0 = x11_0 + x120_0;
xt2_0 = xl0_0 - xl21_0; yt1_0 = xl1_0 - xl20_0;
xt1_1 = x10_1 + x121_1; yt2_1 = x11_1 + x120_1;
xt2_1 = xl0_1 - xl21_1; yt1_1 = xl1_1 - xl20_1;
/*----*/
/* Store out first output, of the four outputs of a radix4 */
/* butterfly. Since two such radix4 butterflies are per- */
/* formed in parallel, there are 2 such 1st outputs.
/*----*/
x2[0] = y0r;
                    x2[1] = y0i;
x2[2] = y4r;
                    x2[3] = y4i;
/*----*/
/* Perform twiddle factor multiplies of three terms,top
/* term does not have any multiplies. Note the twiddle
                                                * /
/* factors for a normal FFT are C + j (-S). Since the
                                                 * /
                                                  * /
/* factors that are stored are C + j S, this is
                                                  * /
/* corrected for in the multiplies.
/*
                                                  * /
/* Y1 = (xt1 + jyt1) (c + js) = (xc + ys) + (yc -xs)
                                                 * /
/* Perform the multiplies using 16 by 32 multiply macro
                                                 * /
/* defined. This treats the twiddle factor as 16 bits
                                                  * /
                                                  * /
/* and incoming data as 32 bits.
/*----*/
x2[h2] = (si10 * yt1_0 + co10 * xt1_0) >> 15;
x2[h2+1] = (co10 * yt1_0 - si10 * xt1_0) >> 15;
x2[h2+2] = (si11 * yt1_1 + co11 * xt1_1) >> 15;
x2[h2+3] = (col1 * yt1_1 - sil1 * xt1_1) >> 15;
x2[11] = (si20 * yt0_0 + co20 * xt0_0) >> 15;
x2[11+1] = (co20 * yt0_0 - si20 * xt0_0) >> 15;
```

```
x2[11+2] = (si21 * yt0_1 + co21 * xt0_1) >> 15;
       x2[11+3] = (co21 * yt0_1 - si21 * xt0_1) >> 15;
       x2[12] = (si30 * yt2_0 + co30 * xt2_0) >> 15;
       x2[12+1] = (co30 * yt2_0 - si30 * xt2_0) >> 15;
       x2[12+2] = (si31 * yt2_1 + co31 * xt2_1) >> 15;
       x2[12+3] = (co31 * yt2_1 - si31 * xt2_1) >> 15;
   }
/* The following code performs either a standard radix4 pass or a */
/* DSP_radix2 pass. Two pointers are used to access the input data.*/
/* The input data is read "N/4" complex samples apart or "N/2"
/* words apart using pointers "x0" and "x2". This produces out-
/* puts that are 0, N/4, N/2, 3N/4 for a radix4 FFT, and 0, N/8
                                                            * /
/* N/2, 3N/8 for radix 2.
/*----*/
y0 = ptr_y;
y2 = ptr_y + (int) npoints;
x0 = ptr_x;
x2 = ptr_x + (int) (npoints >> 1);
if (radix == 2)
  /*----*/
 /* The pointers are set at the following locations which are half */
 /* the offsets of a radix4 FFT.
 y1 = y0 + (int) (npoints >> 2);
 y3 = y2 + (int) (npoints >> 2);
 11 = norm + 1;
 j0 = 8;
 n0 = npoints>>1;
}
else
 y1 = y0 + (int) (npoints >> 1);
 y3 = y2 + (int) (npoints >> 1);
```

```
11 = norm + 2;
 j0 = 4;
 n0 = npoints >> 2;
/*----*/
/* The following code reads data indentically for either a radix 4
                                                   * /
/* or a radix 2 style decomposition. It writes out at different
                                                   * /
/* locations though. It checks if either half the points, or a
                                                   * /
/* quarter of the complex points have been exhausted to jump to
                                                    * /
/* pervent double reversal.
                                                    * /
/*----*/
j = 0;
for (i = 0; i < npoints; i += 8)
   /*----*/
   /* Digit reverse the index starting from 0. The increment to "j" */
   /* is either by 4, or 8.
   /*----*/
  DIG_REV(j, 11, h2);
   /*----*/
  /* Read in the input data, from the first eight locations. These */
   /* are transformed either as a radix4 or as a radix 2.
   /*----*/
  x_0 = x0[0];
                    x_1 = x0[1];
  x_2 = x0[2];
                    x_3 = x0[3];
  x 4 = x0[4];
                    x_5 = x0[5];
                    x_7 = x0[7];
  x 6 = x0[6];
  x0 += 8;
  xh0_0 = x_0 + x_4;
                   xh1_0 = x_1 + x_5;
  x10_0 = x_0 - x_4;
                    x11_0 = x_1 - x_5;
  xh0_1 = x_2 + x_6;
                    xh1_1 = x_3 + x_7;
  x10_1 = x_2 - x_6; x11_1 = x_3 - x_7;
  n00 = xh0_0 + xh0_1; n01 = xh1_0 + xh1_1;
  n10 = x10_0 + x11_1; n11 = x11_0 - x10_1;
  n20 = xh0_0 - xh0_1; n21 = xh1_0 - xh1_1;
  n30 = x10_0 - x11_1; n31 = x11_0 + x10_1;
```

```
if (radix == 2)
{
    /*----*/
    /* Perform DSP_radix2 style decomposition.
    /*----*/
    n00 = x_0 + x_2;
                    n01 = x_1 + x_3;
    n20 = x_0 - x_2;
                    n21 = x_1 - x_3;
    n10 = x_4 + x_6; n11 = x_5 + x_7;
    n30 = x_4 - x_6; n31 = x_5 - x_7;
}
y0[2*h2] = n00;
                    y0[2*h2 + 1] = n01;
                   y1[2*h2 + 1] = n11;
y1[2*h2] = n10;
y2[2*h2] = n20;
                    y2[2*h2 + 1] = n21;
                    y3[2*h2 + 1] = n31;
y3[2*h2] = n30;
/*----*/
/* Read in the next eight inputs, and perform radix4 or DSP_radix2*/
/* decomposition.
x_8 = x2[0];
                    x_9 = x2[1];
x_a = x2[2];
             x_b = x2[3];
x_c = x2[4];
                    x_d = x2[5];
x_e = x2[6];
                    x_f = x2[7];
x2 += 8;
xh0_2 = x_8 + x_c; xh1_2 = x_9 + x_d;
x10_2 = x_8 - x_c;
                   x11_2 = x_9 - x_d;
xh0_3 = x_a + x_e;
                    xh1_3 = x_b + x_f;
                    x11_3 = x_b - x_f;
x10_3 = x_a - x_e;
n02 = xh0_2 + xh0_3;
                    n03 = xh1_2 + xh1_3;
n12 = x10_2 + x11_3;
                    n13 = x11_2 - x10_3;
n22 = xh0_2 - xh0_3;
                    n23 = xh1_2 - xh1_3;
n32 = x10_2 - x11_3;
                    n33 = x11 2 + x10 3;
if (radix == 2)
 n02 = x_8 + x_a;
                    n03 = x_9 + x_b;
 n22 = x_8 - x_a;
                    n23 = x_9 - x_b;
 n12 = x_c + x_e; n13 = x_d + x_f;
```

```
n32 = x_c - x_e; n33 = x_d - x_f;
     /*----*/
     /* Points that are read from succesive locations map to y, y[N/4] */
     /* y[N/2], y[3N/4] in a radix4 scheme, y, y[N/8], y[N/2],y[5N/8] */
     /*----*/
     y0[2*h2+2] = n02;
                       y0[2*h2+3] = n03;
     y1[2*h2+2] = n12;
                      y1[2*h2+3] = n13;
     y2[2*h2+2] = n22; y2[2*h2+3] = n23;
     y3[2*h2+2] = n32;
                       y3[2*h2+3] = n33;
     /* Increment "j" by "j0". If j equals n0, then increment both "x0" */
     /* and "x2" so that double inversion is avoided.
     /*____*/
     j += j0;
     if (j == n0)
       j += n0;
       x0 += (int) npoints>>1;
       x2 += (int) npoints>>1;
     }
}
```

### **Special Requirements**

- ☐ In-place computation is *not* allowed.
- The size of the FFT, nx, must be a power of 4 or 2 and greater than or equal to 16 and less than 32768.
- ☐ The arrays for the complex input data x[], complex output data y[] and twiddle factors w[] must be double-word aligned.
- ☐ The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.
- ☐ The FFT coefficients (twiddle factors) are generated using the program tw\_fft16x16 provided in the directory 'support\fft'.

## Implementation Notes

Bank Conflicts: nx/8 bank conflicts occur.
Endian: The code is LITTLE ENDIAN.
Interruptibility: The code is interrupt-tolerant but not interruptible.

The routine uses  $\log_4(nx) - 1$  stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform. The conventional Cooley Tukey FFT, is written using three loops. The outermost loop "k" cycles through the stages. There are log N to the base 4 stages in all. The loop "j" cycles through the groups of butterflies with different twiddle factors, loop "i" reuses the twiddle factors for the different butterflies within a stage. It is interesting to note the following:

	Stage	Groups	Butterflies With Common Twiddle Factors	Groups*Butterflies
	1	N/4	1	N/4
	2	N/16	4	N/4
	logN	1	N/4	N/4

The following statements can be made based on above observations:

- 1) Inner loop "i0" iterates a variable number of times. In particular the number of iterations quadruples every time from 1..N/4. Hence software pipelining a loop that iterates a variable number of times is not profitable.
- 2) Outer loop "j" iterates a variable number of times as well. However the number of iterations is quartered every time from N/4 ..1. Hence the behavior in (a) and (b) are exactly opposite to each other.
- 3) If the two loops "i" and "j" are coalesced together then they will iterate for a fixed number of times namely N/4. This allows us to combine the "i" and "j" loops into 1 loop. Optimized implementations will make use of this fact.

In addition the Cooley Tukey FFT accesses three twiddle factors per iteration of the inner loop, as the butterflies that re-use twiddle factors are lumped together. This leads to accessing the twiddle factor array at three points each separated by "ie". Note that "ie" is initially 1, and is quadrupled with every iteration. Therefore these three twiddle factors are not even contiguous in the array.

In order to vectorize the FFT, it is desirable to access twiddle factor array using double word wide loads and fetch the twiddle factors needed. In order to do this a modified twiddle factor array is created, in which the factors WN/4, WN/2, W3N/4 are arranged to be contiguous. This eliminates the separation between twiddle factors within a butterfly. However this implies that as the loop is traversed from one stage to another, that we maintain a redundant version of the twiddle factor array. Hence the size of the twiddle factor array increases as compared to the normal Cooley Tukey FFT. The modified twiddle factor array is of size "2 \* N" where the conventional Cooley Tukey FFT is of size "3N/4" where N is the number of complex points to be transformed. The routine that generates the modified twiddle factor array was presented earlier. With the above transformation of the FFT, both the input data and the twiddle factor array can be accessed using double-word wide loads to enable packed data processing.

The final stage is optimized to remove the multiplication as w0 = 1. This stage also performs digit reversal on the data, so the final output is in natural order. In addition if the number of points to be transformed is a power of 2, the final stage applies a DSP\_radix2 pass instead of a radix 4. In any case the outputs are returned in normal order.

The code shown here performs the bulk of the computation in place. However, because digit-reversal cannot be performed in-place, the final result is written to a separate array, y[].

There is one slight break in the flow of packed processing that needs to be comprehended. The real part of the complex number is in the lower half, and the imaginary part is in the upper half. The flow breaks in case of "xl0" and "xl1" because in this case the real part needs to be combined with the imaginary part because of the multiplication by "j". This requires a packed quantity like "xl21xl20" to be rotated as "xl20xl21" so that it can be combined using ADD2's and SUB2's. Hence the natural version of C code shown below is transformed using packed data processing as shown:

```
x10 = x[2 * i0 ] - x[2 * i2 ];

x11 = x[2 * i0 + 1] - x[2 * i2 + 1];

x120 = x[2 * i1 ] - x[2 * i3 ];

x121 = x[2 * i1 + 1] - x[2 * i3 + 1];

xt1 = x10 + x121;

yt2 = x11 + x120;

xt2 = x10 - x121;

yt1 = x11 - x120;
```

```
xl1_xl0 = _sub2(x21_x20, x21_x20)
xl21_xl20 = _sub2(x32_x22, x23_x22)
xl20_xl21 = _rot1(xl21_xl20, 16)

yt2_xt1 = _add2(xl1_xl0, xl20_xl21)
yt1_xt2 = _sub2(xl1_xl0, xl20_xl21)
```

Also notice that xt1, yt1 end up on separate words, these need to be packed together to take advantage of the packed twiddle factors that have been loaded. In order for this to be achieved they are re-aligned as follows:

```
yt1_xt1 = _packhl2(yt1_xt2, yt2_xt1)
yt2_xt2 = _packhl2(yt2_xt1, yt1_xt2)
```

The packed words "yt1\_xt1" allows the loaded "sc" twiddle factor to be used for the complex multiplies. The real part of the complex multiply is implemented using DOTP2. The imaginary part of the complex multiply is implemented using DOTPN2 after the twiddle factors are swizzled within the half word.

$$(X + jY) (C + jS) = (XC + YS) + j(YC - XS).$$

The actual twiddle factors for the FFT are cosine, – sine. The twiddle factors stored in the table are cosine and sine, hence the sign of the "sine" term is comprehended during multiplication as shown above.

**Benchmarks** 

Cycles  $(10 * nx/8 + 19) * ceil[log_4(nx) - 1] + (nx/8 + 2) * 7 + 28 + BC$ where BC = N/8 \* [ceil(log\_4(nx)-1]/4, the number of bank conflicts

Codesize 1004 bytes

#### DSP fft16x32

# Complex Forward Mixed Radix 16- x 32-bit FFT With Rounding

#### Function

void DSP\_fft16x32(short w[], int nx, int x[], int y[]))

### **Arguments**

w[2\*nx] Pointer to complex Q.15 FFT coefficients.

nx Length of FFT in complex samples. Must be power of 2 and

 $16 \le nx \le 32768$ .

x[2\*nx] Pointer to complex 32-bit data input.

y[2\*nx] Pointer to complex 32-bit data output.

☐ In-place computation is *not* allowed.

### Description

This routine computes an extended precision complex forward mixed radix FFT with rounding and digit reversal. Input data  $x[\ ]$  and output data  $y[\ ]$  are 32-bit, coefficients  $w[\ ]$  are 16-bit. The output is returned in the separate array  $y[\ ]$  in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors) and memory accesses to improve performance in the presence of cache. The C code to generate the twiddle factors is the same as the one used for the DSP\_fft16x16r routine.

### Algorithm

The C equivalent of the assembly code without restrictions is similar to the one shown for the DSP\_fft16x16t routine. For further details refer to the source code of the C version of this function which is provided with this library. Note that the assembly code is hand optimized and restrictions may apply.

# **Special Requirements**

_	F F
	The size of the FFT, nx, must be a power of 4 or 2 and greater than or equal to 16 and less than 32768.
	The arrays for the complex input data $x[\ ]$ , complex output data $y[\ ]$ and twiddle factors $w[\ ]$ must be double-word aligned.
	The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.

The FFT coefficients (twiddle factors) are generated using the program

tw\_fft16x32 provided in the directory 'support\fft'.

implementation Notes		
-		Bank Conflicts: No bank conflicts occur.
[		Endian: The code is LITTLE ENDIAN.
[		Interruptibility: The code is interrupt-tolerant but not interruptible.
[		The routine uses $\log_4(nx) - 1$ stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform.
Į.		Refer to fft16x16t implementation notes, as similar ideas are used.
Benchmarks	Сус	les (13 * nx/8 + 24) * ceil[log <sub>4</sub> (nx) - 1] + (nx + 8) * 1.5 + 27

Codesize 1068 bytes

#### DSP fft32x32

# Complex Forward Mixed Radix 32- x 32-bit FFT With Rounding

## **Function**

void DSP\_fft32x32(int w[], int nx, int x[], int y[]))

#### **Arguments**

w[2\*nx] Pointer to complex 32-bit FFT coefficients.

nx Length of FFT in complex samples. Must be power of 2 and

 $16 \le nx \le 32768$ .

In place commutation is not allowed

x[2\*nx] Pointer to complex 32-bit data input.

y[2\*nx] Pointer to complex 32-bit data output.

## Description

This routine computes an extended precision complex forward mixed radix FFT with rounding and digit reversal. Input data x[], output data y[] and coefficients w[] are 32-bit. The output is returned in the separate array y[] in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors) and memory accesses to improve performance in the presence of cache. The C code to generate the twiddle factors is similar to the one used for the DSP\_fft16x16r routine except that the factors are maintained at 32-bit precision.

## **Algorithm**

The C equivalent of the assembly code without restrictions is similar to the one shown for the DSP\_fft16x16t routine. For further details refer to the source code of the C version of this function which is provided with this library. Note that the assembly code is hand optimized and restrictions may apply.

#### **Special Requirements**

_	in-place computation is <i>not</i> allowed.
	The size of the FFT, nx, must be a power of 4 or 2 and greater than or equa to 16 and less than 32768.
	The arrays for the complex input data $x[\ ]$ , complex output data $y[\ ]$ and twiddle factors $w[\ ]$ must be double-word aligned.

- ☐ The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.
- ☐ The FFT coefficients (twiddle factors) are generated using the program tw\_fft32x32 provided in the directory 'support\fft'.

Implementation Notes	•
----------------------	---

- Bank Conflicts: No bank conflicts occur.
- Endian: The code is LITTLE ENDIAN.
- Interruptibility: The code is interrupt-tolerant but not interruptible.
- □ The routine uses log<sub>4</sub>(nx) 1 stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform.
- ☐ The 32 by 32 multiplies are done with a 1.5 bit loss in accuracy. This comes about because the contribution of the low 16 bits to the 32 bit result is not computed. In addition the contribution of the low \* high term is shifted by 16 as opposed to 15, for a loss of 0.5 bits after rounding.
- Refer fft16x16t implementation notes, as similar ideas are used.

#### **Benchmarks**

Cycles  $[10 * (nx/4 + 1) + 10] * ceil[log_4(nx) - 1] + 6 * (nx/4 + 2) + 27$ 

Codesize 932 bytes

# DSP fft32x32s

# Complex Forward Mixed Radix 32- x 32-bit FFT With Scaling

### **Function**

void DSP\_fft32x32s(int w[], int nx, int x[], int y[]))

## **Arguments**

w[2\*nx] Pointer to complex 32-bit FFT coefficients.

nx Length of FFT in complex samples. Must be power of 2 and

 $16 \le nx \le 32768$ .

x[2\*nx] Pointer to complex 32-bit data input.

y[2\*nx] Pointer to complex 32-bit data output.

☐ In-place computation is *not* allowed.

# **Description**

This routine computes an extended precision complex forward mixed radix FFT with scaling, rounding and digit reversal. Input data x[], output data y[] and coefficients w[] are 32-bit. The output is returned in the separate array y[] in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors) and memory accesses to improve performance in the presence of cache. The C code to generate the twiddle factors is the same one used for the DSP\_fft32x32 routine.

# **Algorithm**

The C equivalent of the assembly code without restrictions is similar to the one shown for the fft16x16t routine. For further details refer to the source code of the C version of this function which is provided with this library. Note that the assembly code is hand optimized and restrictions may apply.

# **Special Requirements**

•
The size of the FFT, nx, must be a power of 4 or 2 and greater than or equal to 16 and less than 32768.
The arrays for the complex input data $x[\ ]$ , complex output data $y[\ ]$ and twiddle factors $w[\ ]$ must be double-word aligned.
The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.

The FFT coefficients (twiddle factors) are generated using the program



•		Bank Conflicts: No bank conflicts occur.
		Endian: The code is LITTLE ENDIAN.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
		Scaling is performed at each stage by shifting the results right by 1 preventing overflow.
		The routine uses $\log_4(nx) - 1$ stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform.
		The 32 by 32 multiplies are done with a 1.5 bit loss in accuracy. This comes about because the contribution of the low 16 bits to the 32 bit result is not computed. In addition the contribution of the low * high term is shifted by 16 as opposed to 15, for a loss of 0.5 bits after rounding.
		Refer fft16x16t implementation notes, as similar ideas are used.
Benchmarks	Сус	les $[10 * (nx/4 + 1) + 10] * ceil[log_4(nx) - 1] + 6 * (nx/4 + 2) + 27$
	Cod	desize 932 bytes

# DSP ifft16x32

nx

## Complex Inverse Mixed Radix 16- x 32-bit FFT With Rounding

#### **Function**

void DSP\_ifft16x32(short w[], int nx, int x[], int y[]))

### **Arguments**

w[2\*nx] Pointer to complex Q.15 FFT coefficients.

 $16 \le nx \le 32768$ .

x[2\*nx] Pointer to complex 32-bit data input.

y[2\*nx] Pointer to complex 32-bit data output.

### Description

This routine computes an extended precision complex inverse mixed radix FFT with rounding and digit reversal. Input data x[] and output data y[] are 32-bit, coefficients w[] are 16-bit. The output is returned in the separate array y[] in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors) and memory accesses to improve performance in the presence of cache.

Length of FFT in complex samples. Must be power of 2 and

In reality one can re-use fft16x32 to perform IFFT, by first conjugating the input, performing the FFT, conjugating again. This allows fft16x32 to perform the IFFT as well. However if the double conjugation needs to be avoided then this routine uses the same twiddle factors as the FFT and performs an IFFT. The change in the sign of the twiddle factors is adjusted for in the routine. Hence this routine uses the same twiddle factors as the fft16x32 routine.

# **Algorithm**

The C equivalent of the assembly code without restrictions is similar to the one shown for the fft16x16t routine. For further details refer to the source code of the C version of this function which is provided with this library. Note that the assembly code is hand optimized and restrictions may apply.

### **Special Requirements**

In-place computation is <i>not</i> allowed.
The size of the FFT, nx, must be a power of 4 or 2 and greater than or equal to 16 and less than 32768.
The arrays for the complex input data $x[\ ]$ , complex output data $y[\ ]$ and twiddle factors $w[\ ]$ must be double-word aligned.
The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.

The FFT coefficients (twiddle factors) are generated using the program

tw\_fft16x32 provided in the directory 'support\fft'.

Implementation	<b>Notes</b>
----------------	--------------

- Bank Conflicts: No bank conflicts occur.
- **Endian:** The code is LITTLE ENDIAN.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.
- □ The routine uses log<sub>4</sub>(nx) 1 stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform.
- Refer fft16x16t implementation notes, as similar ideas are used.

### **Benchmarks**

Cycles  $(13 * nx/8 + 25) * ceil[log_4(nx) - 1] + (nx + 8) * 1.5 + 30$ 

Codesize 1064 bytes

## DSP ifft32x32

# Complex Inverse Mixed Radix 32- x 32-bit FFT With Rounding

#### **Function**

void DSP\_ifft32x32(int w[], int nx, int x[], int y[]))

### **Arguments**

w[2\*nx] Pointer to complex 32-bit FFT coefficients.

nx Length of FFT in complex samples. Must be power of 2 and

 $16 \le nx \le 32768$ .

x[2\*nx] Pointer to complex 32-bit data input.

y[2\*nx] Pointer to complex 32-bit data output.

### Description

This routine computes an extended precision complex inverse mixed radix FFT with rounding and digit reversal. Input data  $x[\ ]$ , output data  $y[\ ]$  and coefficients  $w[\ ]$  are 32-bit. The output is returned in the separate array  $y[\ ]$  in normal order. Each complex value is stored with interleaved real and imaginary parts. The code uses a special ordering of FFT coefficients (also called twiddle factors) and memory accesses to improve performance in the presence of cache.

In reality one can re-use fft32x32 to perform IFFT, by first conjugating the input, performing the FFT, conjugating again. This allows fft32x32 to perform the IFFT as well. However if the double conjugation needs to be avoided then this routine uses the same twiddle factors as the FFT and performs an IFFT. The change in the sign of the twiddle factors is adjusted for in the routine. Hence this routine uses the same twiddle factors as the fft32x32 routine.

### Algorithm

The C equivalent of the assembly code without restrictions is similar to the one shown for the fft16x16t routine. For further details refer to the source code of the C version of this function which is provided with this library. Note that the assembly code is hand optimized and restrictions may apply.

### **Special Requirements**

	In-place computation is <i>not</i> allowed.
	The size of the IFFT, nx, must be a power of 4 or 2 and greater than or equal to 16 and less than 32768.
	The arrays for the complex input data $x[\ ]$ , complex output data $y[\ ]$ and twiddle factors $w[\ ]$ must be double-word aligned.
	The input and output data are complex, with the real/imaginary components stored in adjacent locations in the array. The real components are stored at even array indices, and the imaginary components are stored at odd array indices.
П	The FFT coefficients (twiddle factors) are generated using the program

tw\_fft32x32 provided in the directory 'support\fft'.

Implementation	<b>Notes</b>
----------------	--------------

- Bank Conflicts: No bank conflicts occur.
- Endian: The code is LITTLE ENDIAN.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.
- □ The routine uses log<sub>4</sub>(nx) 1 stages of radix-4 transform and performs either a radix-2 or radix-4 transform on the last stage depending on nx. If nx is a power of 4,then this last stage is also a radix-4 transform, otherwise it is a radix-2 transform.
- Refer to fft16x16t implementation notes, as similar ideas are used.

### **Benchmarks**

Cycles  $[(nx/4 + 1) * 10 + 10] * ceil(log_4(nx) - 1) + 6 * (nx/4 + 2) + 27$ 

Codesize 932 bytes

# 4.4 Filtering and Convolution

### DSP\_fir\_cplx

Complex FIR Filter (radix 2)

### **Function**

void DSP\_fir\_cplx (short \*x, short \*h, short \*r, int nh, int nx)

## Arguments

x[2\*(nr+nh-1)] Complex input data. x must point to x[2\*(nh-1)].

h[2\*nh] Complex coefficients (in normal order).

r[2\*nr] Complex output data.

nh Number of complex coefficients. Must be a multiple of 2.

nx Number of complex output samples. Must be a multiple of 4.

# Description

This function implements the FIR filter for complex input data. The filter has nx output samples and nh coefficients. Each array consists of an even and odd term with even terms representing the real part and the odd terms the imaginary part of the element. The pointer to input array x must point to the (nh)th complex sample, i.e., element 2\*(nh–1), upon entry to the function. The coefficients are expected in normal order.

### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_fir_cplx(short *x, short *h, short *r, short nh, short
nx)
{
    short i,j;
    int imag, real;
    for (i = 0; i < 2*nx; i += 2){
        imag = 0;
        real = 0;
        for (j = 0; j < 2*nh; j += 2){
            real += h[j] * x[i-j] - h[j+1] * x[i+1-j];
            imag += h[j] * x[i+1-j] + h[j+1] * x[i-j];
        }
        r[i] = (real >> 15);
        r[i+1] = (imag >> 15);
    }
}
```

Special Requirements	;	
		The number of coefficients nh must be a multiple of 2.
		The number of output samples nx must be a multiple of 4.
Implementation Notes	;	
		The outer loop is unrolled 4 times while the inner loop is not unrolled.
		Both inner and outer loops are collapsed in one loop.
		ADDAH and SUBAH are used along with PACKH2 to perform accumulation, shift and data packing.
		Collapsed one stage of epilog and prolog each.
		Bank Conflicts: No bank conflicts occur.
		Endian: The code is LITTLE ENDIAN.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Су	cles nx * nh + 24
	Со	desize 432 bytes

## DSP\_fir\_gen

# FIR Filter (general purpose)

### **Function**

void DSP\_fir\_gen (short \*x, short \*h, short \*r, int nh, int nr)

## Arguments

x[nr+nh-1] Pointer to input array of size nr + nh - 1.

h[nh] Pointer to coefficient array of size nh.

r[nr] Pointer to output array of size nr. Must be word aligned.

nh Number of coefficients. Must be ≥5.

nr Number of samples to calculate. Must be a multiple of 4.

### Description

Computes a real FIR filter (direct-form) using coefficients stored in vector  $h[\ ]$ . The real data input is stored in vector  $x[\ ]$ . The filter output result is stored in vector  $r[\ ]$ . It operates on 16-bit data with a 32-bit accumulate. The filter calculates  $r[\ ]$  output samples using  $r[\ ]$  nh coefficients.

### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_fir_gen(short x[ ], short h[ ], short r[ ],
int nh, int nr)
{
   int i, j, sum;

   for (j = 0; j < nr; j++) {
      sum = 0;
      for (i = 0; i < nh; i++)
           sum += x[i + j] * h[i];
      r[j] = sum >> 15;
   }
}
```

# **Special Requirements**

- nh, the number of coefficients, must be greater than or equal to 5.
- nr, the number of outputs computed, must be a multiple of 4 and greater than or equal to 4.
- ☐ Array r[] must be word aligned.

Implementation	<b>Notes</b>
----------------	--------------

- □ Load double-word instruction is used to simultaneously load four values in a single clock cycle.
- ☐ The inner loop is unrolled four times and will always compute a multiple of 4 of nh and nr. If nh is not a multiple of 4, the code will fill in zeros to make nh a multiple of 4.
- ☐ This code yields best performance when ratio of outer loop to inner loop is less than or equal to 4.
- Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is LITTLE ENDIAN.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

### **Benchmarks**

Cycles [11 + 4 \* ceil(nh/4)] \* nr/4 + 15

Codesize 544 bytes

# DSP fir r4

# FIR Filter (radix 4)

### **Function**

void DSP\_fir\_r4 (short \*x, short \*h, short \*r, int nh, int nr)

# **Arguments**

x[nr+nh-1] Pointer to input array of size nr + nh - 1.

h[nh] Pointer to coefficient array of size nh.

r[nr] Pointer to output array of size nr.

nh Number of coefficients. Must be multiple of 4 and  $\geq 8$ .

nr Number of samples to calculate. Must be multiple of 4.

# **Description**

Computes a real FIR filter (direct-form) using coefficients stored in vector h[]. The real data input is stored in vector x[]. The filter output result is stored in vector r[]. This FIR operates on 16-bit data with a 32-bit accumulate. The filter calculates nr output samples using nh coefficients.

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_fir_r4(short x[ ], short h[ ], short r[ ],
int nh, int nr)
{
  int i, j, sum;

  for (j = 0; j < nr; j++) {
    sum = 0;
    for (i = 0; i < nh; i++)
        sum += x[i + j] * h[i];
    r[j] = sum >> 15;
  }
}
```

# **Special Requirements**

- nh, the number of coefficients, must be a multiple of 4 and greater than or equal to 8.
- nr, the number of outputs computed, must be a multiple of 4 and greater than or equal to 4.

Implementation Notes		
		The load double-word instruction is used to simultaneously load four values in a single clock cycle.
		The inner loop is unrolled four times and will always compute a multiple of 4 output samples.
		Bank Conflicts: No bank conflicts occur.
		Endian: The code is LITTLE ENDIAN.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Сус	cles (8 + nh) * nr/4 + 9

Codesize 308 bytes

#### DSP fir r8

# FIR Filter (radix 8)

### **Function**

void DSP\_fir\_r8 (short \*x, short \*h, short \*r, int nh, int nr)

### **Arguments**

x[nr+nh-1] Pointer to input array of size nr + nh - 1.

h[nh] Pointer to coefficient array of size nh.

r[nr] Pointer to output array of size nr. Must be word aligned.

nh Number of coefficients. Must be multiple of  $8, \ge 8$ .

nr Number of samples to calculate. Must be multiple of 4.

# Description

Computes a real FIR filter (direct-form) using coefficients stored in vector h[]. The real data input is stored in vector x[]. The filter output result is stored in vector r[]. This FIR operates on 16-bit data with a 32-bit accumulate. The filter calculates nr output samples using nh coefficients.

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_fir_r8 (short x[ ], short h[ ], short r[ ],
int nh, int nr)
{
  int i, j, sum;

  for (j = 0; j < nr; j++) {
    sum = 0;
    for (i = 0; i < nh; i++)
        sum += x[i + j] * h[i];
    r[j] = sum >> 15;
    }
}
```

# **Special Requirements**

- nh, the number of coefficients, must be a multiple of 8 and greater than or equal to 8.
- nr, the number of outputs computed, must be a multiple of 4 and greater than or equal to 4.
- ☐ Array r[] must be word aligned.

mplementation Notes	The load double-word instruction is used to simultaneously load four values in a single clock cycle.
	The inner loop is unrolled 4 times and will always compute a multiple of 4 output samples.
	The outer loop is conditionally executed in parallel with the inner loop. This allows for a zero overhead outer loop.

☐ Bank Conflicts: No bank conflicts occur.

☐ *Endian:* The code is LITTLE ENDIAN.

☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

**Benchmarks** Cycles nh \* nr/4 + 17

Codesize 336 bytes

## DSP\_fir\_sym

# Symmetric FIR Filter (radix 8)

#### **Function**

void DSP\_fir\_sym (short \*x, short \*h, short \*r, int nh, int nr, int s)

# **Arguments**

x[nr+2\*nh] Pointer to input array of size nr + 2\*nh. Must be double-word aligned.

h[2\*nh+1] Pointer to coefficient array of size 2\*nh + 1. Must be doubleword aligned.

r[nr] Pointer to output array of size nr. Must be word aligned.

nh Number of coefficients. Must be multiple of 8.

nr Number of samples to calculate. Must be multiple of 4.

s Number of insignificant digits to truncate.

# Description

This function applies a symmetric filter to the input samples. The filter tap array h[] provides 'nh+1' total filter taps. The filter tap at h[nh] forms the center point of the filter. The taps at h[nh-1] through h[0] form a symmetric filter about this central tap. The effective filter length is thus 2\*nh+1 taps.

The filter is performed on 16-bit data with 16-bit coefficients, accumulating intermediate results to 40-bit precision. The accumulator is rounded and truncated according to the value provided in 's'. This allows a variety of Q-points to be used.

### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_fir_sym(short x[ ], short h[ ], short r[ ],
int nh, int nr, int s)
{
   int
                    i, j;
                    y0;
   long
                    round = (long) 1 << (s - 1);
   for (j = 0; j < nr; j++) {
      y0 = round;
      for (i = 0; i < nh; i++)
          y0 += (short) (x[j + i] + x[j + 2 * nh - i]) * h[i];
      y0 += x[j + nh] * h[nh];
      r[j] = (int) (y0 >> s);
   }
}
```

Special Requirements		
		nh must be a multiple of 8.
		nr must be a multiple of 4.
		x[] and h[] must be double-word aligned.
		r[] must be word aligned.
Implementation Notes		
		The load double-word instruction is used to simultaneously load four values in a single clock cycle.
		The inner loop is unrolled eight times.
		Bank Conflicts: No bank conflicts occur.
		Endian: The code is LITTLE ENDIAN.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Сус	eles (10 * nh/8 + 15) * nr/4 + 26

Codesize

664 bytes

### DSP iir

## IIR With 5 Coefficients per Biguad

#### **Function**

void DSP\_iir (short \*r1, short \*x, short \*r2, short \*h2, short \*h1, int nr)

### **Arguments**

r1[nr+4] Output array (used)

x[nr+4] Input array

r2[nr] Output array (stored)

h2[4] Auto-regressive filter coefficients

h1[5] Moving-average filter coefficients

nr Number of output samples. Must be  $\geq 8$ .

## Description

The IIR performs an auto-regressive moving-average (ARMA) filter with 4 auto-regressive filter coefficients and 5 moving-average filter coefficients for nr output samples. The output vector is stored in two locations. This routine is used as a high pass filter in the VSELP vocoder. All data is assumed to be 16-bit.

### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_iir(short *r1, short *x, short *r2, short *h2,
short *h1, int nr)
{
   int j,i;
   int sum;
   for (i=0; i<nr; i++){
      sum = h2[0] * x[4+i];
      for (j = 1; j <= 4; j++)
            sum += h2[j]*x[4+i-j]-h1[j]*r1[4+i-j];
      r1[4+i] = (sum >> 15);
      r2[i] = r1[4+i];
   }
}
```

# **Special Requirements**

- nr is greater than or equal to 8.
- ☐ Input data array x[] contains nr + 4 input samples to produce nr output samples.

# **Implementation Notes**

storing nr output samples. The output samples are stored with an offset of 4 into the r1[] array.
Reads to the output array to get the previous output samples for AR filtering are avoided by maintaining them in a register file.
The accumulator for the "AR" part and the "FIR" part are de-coupled to break data dependencies.
The inner loop that iterated through the filter coefficients is completely unrolled.
Bank Conflicts: No bank conflicts occur.

☐ *Endian:* The code is LITTLE ENDIAN.

☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

### Benchmarks

Cycles 4 \* nr + 21

Codesize 276 bytes

### 4.5 Math

# DSP\_dotp\_sqr Vect

Vector Dot Product and Square

#### **Function**

int DSP\_dotp\_sqr(int G, short \*x, short \*y, int \*r, int nx)

# **Arguments**

G Calculated value of G (used in the VSELP coder).

x[nx] First vector array

y[nx] Second vector array

r Result of vector dot product of x and y.

nx Number of elements. Must be multiple of  $4, \ge 12$ .

return int New value of G.

## Description

This routine performs a nx element dot product of x[] and y[] and stores it in r. It also squares each element of y[] and accumulates it in G. G is passed back to calling function in register A4. This computation of G is used in the VSELP coder.

# **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
int DSP_dotp_sqr (int G,short *x,short *y,int *r,
int nx)
{
    short *y2;
    short *endPtr2;
    y2 = x;
    for (endPtr2 = y2 + nx; y2 < endPtr2; y2++){
        *r += *y * *y2;
        G += *y * *y;
        y++;
    }
    return(G);
}</pre>
```

Special Requirements nx must be a multiple of 4 and greater than or equal to 12.

Implementation Notes	3	
·	☐ Bank	Conflicts: No bank conflicts occur.
	☐ Endia	n: The code is ENDIAN NEUTRAL.
	☐ Interru	uptibility: The code is interrupt-tolerant but not interruptible
Benchmarks	Cycles	nx/2 + 21
	Codesize	128

# DSP\_dotprod

### Vector Dot Product

### **Function**

int DSP\_dotprod(short \*x, short \*y, int nx)

### **Arguments**

x[nx] First vector array. Must be double-word aligned.

y[nx] Second vector array. Must be double word-aligned.

nx Number of elements of vector. Must be multiple of 4.

return int Dot product of x and y.

## Description

This routine takes two vectors and calculates their dot product. The inputs are 16-bit short data and the output is a 32-bit number.

## Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
int DSP_dotprod(short x[ ],short y[ ], int nx)
{
   int sum;
   int i;
   sum = 0;
   for(i=0; i<nx; i++){
      sum += (x[i] * y[i]);
   }
   return (sum);
}</pre>
```

# **Special Requirements**

- ☐ The input length must be a multiple of 4.
- ☐ The input data and coefficients are stored on double-word aligned boundaries.
- ☐ To avoid bank conflicts the input arrays x[] and y[] must be offset by 4 halfwords (8 bytes).

#### **Implementation Notes**

- ☐ The code is unrolled 4 times to enable full memory and multiplier bandwidth to be utilized.
- ☐ Interrupts are masked by branch delay slots only.
- Prolog collapsing has been performed to reduce codesize.

	_	<b>Conflicts:</b> No bank conflicts occur if the input arrays x[] and y[] are by 4 half-words (8 bytes).
	☐ Endia	n: The code is ENDIAN NEUTRAL.
	☐ Interre	uptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Cycles	nx / 4 + 15
	Codesize	108 bytes

# **DSP** maxval

### Maximum Value of Vector

#### **Function**

short DSP\_maxval (short \*x, int nx)

#### **Arguments**

x[nx]

Pointer to input vector of size nx.

nx

Length of input data vector. Must be multiple of 8 and ≥32.

return short

Maximum value of a vector.

# Description

This routine finds the element with maximum value in the input vector and returns that value.

## **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
short DSP_maxval(short x[ ], int nx)
{
   int i, max;
   max = -32768;

   for (i = 0; i < nx; i++)
       if (x[i] > max)
            max = x[i];
   return max;
}
```

Special Requirements nx is a multiple of 8 and greater than or equal to 32.

# **Implementation Notes**

- Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is ENDIAN NEUTRAL.
- **Interruptibility:** The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/4 + 10

Codesize 116 bytes

## DSP maxidx

### Index of Maximum Element of Vector

#### **Function**

int DSP\_maxidx (short \*x, int nx)

### **Arguments**

x[nx] Pointer to input vector of size nx. Must be double-word aligned.

nx

Length of input data vector. Must be multiple of 16 and  $\geq$  48.

return int

Index for vector element with maximum value.

### Description

This routine finds the max value of a vector and returns the index of that value.

The input array is treated as 16 separate "columns" that are interleaved throughout the array. If values in different columns are equal to the maximum value, then the element in the leftmost column is returned. If two values within a column are equal to the maximum, then the one with the lower index is returned. Column takes precedence over index.

# **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
int DSP_maxidx(short x[], int nx)
{
   int max, index, i;
   max = -32768;
   for (i = 0; i < nx; i++)
      if (x[i] > max) {
       max = x[i];
      index = i;
    }
   return index;
}
```

# **Special Requirements**

- nx must be a multiple of 16 and greater than or equal to 48.
- ☐ The input vector x[] must be double-word aligned.

# Implementation Notes

☐ The code is unrolled 16 times to enable the full bandwidth of LDDW and MAX2 instructions to be utilized. This splits the search into 16 sub-ranges. The global maximum is then found from the list of maximums of the sub-ranges. Then, using this offset from the sub-ranges, the global maximum and the index of it are found using a simple match. For common maximums in multiple ranges, the index will be different to the above C code.

	☐ This co	ode requires 40 bytes of stack space for a temporary buffer.
	☐ Bank	Conflicts: No bank conflicts occur.
	☐ Endia	n: The code is ENDIAN NEUTRAL.
	☐ Interru	uptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Cycles	5 * nx / 16 + 42
	Codesize	388 bytes

## **DSP** minval

### Minimum Value of Vector

### **Function**

short DSP\_minval (short \*x, int nx)

## **Arguments**

x [nx] Pointer to input vector of size nx.

nx

Length of input data vector. Must be multiple of 4 and ≥20.

return short

Maximum value of a vector.

# Description

This routine finds the minimum value of a vector and returns the value.

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
short DSP_minval(short x[ ], int nx)
{
   int i, min;
   min = 32767;

   for (i = 0; i < nx; i++)
       if (x[i] < min)
            min = x[i];
   return min;
}</pre>
```

**Special Requirements** nx is a multiple of 4 and greater than or equal to 20.

# Implementation Notes

- ☐ The input data is loaded using double word wide loads, and the MIN2 instruction is used to get to the minimum.
- Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is ENDIAN NEUTRAL.
- Interruptibility: The code is interrupt-tolerant but not interruptible.

## **Benchmarks**

Cycles nx/4+10

Codesize 116 bytes

### DSP mul32

## 32-bit Vector Multiply

### **Function**

void DSP\_mul32(int \*x, int \*y, int \*r, short nx)

### **Arguments**

x[nx] Pointer to input data vector 1 of size nx. Must be double-word aligned.

y[nx] Pointer to input data vector 2 of size nx. Must be double-word aligned.

r[nx] Pointer to output data vector of size nx. Must be double-word aligned.

nx Number of elements in input and output vectors. Must be multiple of 8 and ≥16.

# Description

The function performs a Q.31 x Q.31 multiply and returns the upper 32 bits of the result. The result of the intermediate multiplies are accumulated into a 40-bit long register pair as there could be potential overflow. The contribution of the multiplication of the two lower 16-bit halves are not considered. The output is in Q.30 format. Results are accurate to least significant bit.

### Algorithm

In the comments below, X and Y are the two input values. Xhigh and Xlow represent the upper and lower 16 bits of X. This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_mul32(const int *x, const int *y, int *r,
short nx)
{
   short
             i;
   int
             a,b,c,d,e;
   for(i=nx;i>0;i--)
      a=*(x++);
      b=*(y++);
      c=_mpyluhs(a,b); /* Xlow*Yhigh */
      d=_mpyhslu(a,b); /* Xhigh*Ylow */
      e=_mpyh(a,b); /* Xhigh*Yhigh */
      d+=ci
                         /* Xhigh*Ylow+Xlow*Yhigh */
      d=d>>16; /* (Xhigh*Ylow+Xlow*Yhigh)>>16 */
```

```
e+=d;
                                           /* Xhigh*Yhigh + */
                                            /* (Xhigh*Ylow+Xlow*Yhigh)>>16 */
                              *(r++)=e;
                          }
                       }
Special Requirements
                       nx must be a multiple of 8 and greater than or equal to 16.
                          Input and output vectors must be double-word aligned.
Implementation Notes
                          The MPYHI instruction is used to perform 16 x 32 multiplies to form 48-bit
                          intermediate results.
                       Bank Conflicts: No bank conflicts occur.
                       ☐ Endian: The code is ENDIAN NEUTRAL.
                       ☐ Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks
                                  9 * nx/8 + 18
                       Cycles
                       Codesize
                                 512 bytes
```

## DSP\_neg32

## 32-bit Vector Negate

### **Function**

void DSP\_neg32(int \*x, int \*r, short nx)

### **Arguments**

x[nx] Pointer to input data vector 1 of size nx with 32-bit elements.

Must be double-word aligned.

r[nx]

Pointer to output data vector of size nx with 32-bit elements.

Must be double-word aligned.

nx

Number of elements of input and output vectors. Must be a

multiple of 4 and  $\geq$ 8.

# Description

This function negates the elements of a vector (32-bit elements).

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_neg32(int *x, int *r, short nx)
{
    short i;
    for(i=nx; i>0; i--)
        *(r++)=-*(x++);
}
```

# **Special Requirements**

- nx must be a multiple of 4 and greater than or equal to 8.
- ☐ The arrays x[] and r[] must be double-word aligned.

### **Implementation Notes**

- The loop is unrolled twice and pipelined.
- Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is ENDIAN NEUTRAL.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/2 + 19

Codesize 124 bytes

## DSP recip16

# 16-bit Reciprocal

### **Function**

void DSP\_recip16 (short \*x, short \*rfrac, short \*rexp, short nx)

### **Arguments**

x[nx] Pointer to Q.15 input data vector of size nx.

rfrac[nx] Pointer to Q.15 output data vector for fractional values.

rexp[nx] Pointer to output data vector for exponent values.

nx Number of elements of input and output vectors.

# Description

This routine returns the fractional and exponential portion of the reciprocal of an array  $x[\ ]$  of Q.15 numbers. The fractional portion rfrac is returned in Q.15 format. Since the reciprocal is always greater than 1, it returns an exponent such that:

```
(rfrac[i] * 2rexp[i]) = true reciprocal
```

The output is accurate up to the least significant bit of rfrac, but note that this bit could carry over and change rexp. For a reciprocal of 0, the procedure will return a fractional part of 7FFFh and an exponent of 16.

## Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_recip16(short *x, short *rfrac, short *rexp, short
nx)
{
   int i, j, a, b;
   short neg, normal;
   for(i=nx; i>0; i--)
   {
      a=*(x++);
       if(a<0)
                            /* take absolute value */
          a=-a;
          neq=1;
       else neg=0;
      normal=_norm(a);
                            /* normalize number */
       a=a<<normal;
```

# Special Requirements none

# **Implementation Notes**

- The conditional subtract instruction, SUBC, is used for division. SUBC is used once for every bit of quotient needed (15).
- Bank Conflicts: No bank conflicts occur.
- ☐ Endian: The code is ENDIAN NEUTRAL.
- ☐ *Interruptibility:* The code is interruptible.

#### **Benchmarks**

Cycles 8 \* nx + 14

Codesize 196 bytes

#### DSP\_vecsumsq

### Sum of Squares

#### **Function**

int DSP\_vecsumsq (short \*x, int nx)

### **Arguments**

x[nx] Input vector

nx

Number of elements in x. Must be multiple of 4 and  $\geq$ 8.

return int Sum of the squares

#### **Description**

This routine returns the sum of squares of the elements contained in the vector  $x[\ ]$ .

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
int DSP_vecsumsq(short x[], int nx)
{
   int i, sum=0;
   for(i=0; i<nx; i++)
   {
      sum += x[i]*x[i];
   }
   return(sum);
}</pre>
```

Special Requirements nx must be a multiple of 4 and greater than or equal to 32.

# Implementation Notes

- ☐ The code is unrolled 4 times to enable full memory and multiplier bandwidth to be utilized.
- Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is ENDIAN NEUTRAL.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/4 + 11

Codesize 188 bytes

# Weighted Vector Sum DSP w vec **Function** void DSP\_w\_vec(short \*x, short \*y, short m, short \*r, short nr) Arguments Vector being weighted. Must be double-word aligned. x[nr] y[nr] Summation vector. Must be double-word aligned. m Weighting factor r[nr] Output vector nr Dimensions of the vectors. Must be multiple of 8 and $\geq$ 8. Description This routine is used to obtain the weighted vector sum. Both the inputs and output are 16-bit numbers. Algorithm This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply. void DSP\_w\_vec(short x[ ],short y[ ],short m, short r[ ],short nr) short i; for (i=0; i<nr; i++) { r[i] = ((m \* x[i]) >> 15) + y[i];} } Special Requirements nr must be a multiple of 8 and greater than or equal to 8. ☐ Vectors x[] and y[] must be double-word aligned. Implementation Notes Input is loaded in double-words. Use of packed data processing to sustain throughput. ☐ Bank Conflicts: No bank conflicts occur. Endian: The code is ENDIAN NEUTRAL. *Interruptibility:* The code is interrupt-tolerant but not interruptible.

**Benchmarks** 

Cycles

Codesize

3 \* nr/8 + 18

144 bytes

DSPLIB Reference

#### 4.6 Matrix

### DSP mat mul

#### Matrix Multiplication

# Function

void DSP\_mat\_mul(short \*x, int r1, int c1, short \*y, int c2, short \*r, int qs)

# **Arguments**

x [r1\*c1] Pointer to input matrix of size r1\*c1.

r1 Number of rows in matrix x.

c1 Number of columns in matrix x. Also number of rows in y.

y [c1\*c2] Pointer to input matrix of size c1\*c2.

c2 Number of columns in matrix y.

r [r1\*c2] Pointer to output matrix of size r1\*c2.

qs Final right–shift to apply to the result.

### Description

This function computes the expression "r = x \* y" for the matrices x and y. The columnar dimension of x must match the row dimension of y. The resulting matrix has the same number of rows as x and the same number of columns as y.

The values stored in the matrices are assumed to be fixed-point or integer values. All intermediate sums are retained to 32-bit precision, and no overflow checking is performed. The results are right-shifted by a user-specified amount, and then truncated to 16 bits.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

## **Special Requirements**

- The arrays x[], y[], and r[] are stored in distinct arrays. That is, in-place processing is not allowed.
- ☐ The input matrices have minimum dimensions of at least 1 row and 1 column, and maximum dimensions of 32767 rows and 32767 columns.

## **Implementation Notes**

- ☐ The 'i' loop and 'k' loops are unrolled 2x. The 'j' loop is unrolled 4x. For dimensions that are not multiples of the various loops' unroll factors, this code calculates extra results beyond the edges of the matrix. These extra results are ultimately discarded. This allows the loops to be unrolled for efficient operation on large matrices while not losing flexibility.
- ☐ Bank Conflicts: No bank conflicts occur.
- ☐ Endian: The code is LITTLE ENDIAN.
- ☐ Interruptibility: This code blocks interrupts during its innermost loop. Interrupts are not blocked otherwise. As a result, interrupts can be blocked for up to 0.25\*c1' + 16 cycles at a time.

#### **Benchmarks**

```
Cycles 0.25 * ( r1' * c2' * c1' ) + 2.25 * ( r1' * c2' ) + 11, where: 

r1' = 2 * ceil(r1/2.0) (r1 rounded up to next even) 

c1' = 2 * ceil(c1/2.0) (c1 rounded up to next even) 

c2' = 4 * ceil(c2/4.0) (c2 rounded up to next mult of 4) 

For r1= 1, c1= 1, c2= 1: 33 cycles 

For r1= 8, c1=20, c2= 8: 475 cycles
```

Codesize 416 bytes

# Matrix Transpose DSP mat trans **Function** void DSP mat trans (short \*x, short rows, short columns, short \*r) **Arguments** x[rows\*columns] Pointer to input matrix. Number of rows in the input matrix. Must be a multiple rows of 4. columns Number of columns in the input matrix. Must be a multiple of 4. r[columns\*rows] Pointer to output data vector of size rows\*columns. Description This function transposes the input matrix x[] and writes the result to matrix r[]. Algorithm This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply. void DSP\_mat\_trans(short \*x, short rows, short columns, short \*r) short i, j; for(i=0; i<columns; i++)</pre> for(j=0; j<rows; j++)</pre> \*(r+i\*rows+j)=\*(x+i+columns\*j);} Special Requirements Rows and columns must be a multiple of 4. Matrices are assumed to have 16-bit elements. Implementation Notes Data from four adjacent rows, spaced "columns" apart are read, and a local 4x4 transpose is performed in the register file. This leads to four double words, that are "rows" apart. These loads and stores can cause bank conflicts, hence non-aligned loads and stores are used. Bank Conflicts: No bank conflicts occur. ☐ Endian: The code is LITTLE ENDIAN. *Interruptibility:* The code is interrupt-tolerant but not interruptible. **Benchmarks** Cycles (2 \* rows + 9) \* columns/4 + 3

Codesize

224 bytes

#### 4.7 Miscellaneous

#### DSP\_bexp

#### Block Exponent Implementation

#### **Function**

short DSP\_bexp(int \*x, short nx)

#### **Arguments**

x[nx] Pointer to input vector of size nx. Must be double-word

aligned.

nx

Number of elements in input vector. Must be multiple of 8.

return short

Return value is the maximum exponent that may be used in

scaling.

#### Description

Computes the exponents (number of extra sign bits) of all values in the input vector x[] and returns the minimum exponent. This will be useful in determining the maximum shift value that may be used in scaling a block of data.

#### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

# **Special Requirements**

- nx must be a multiple of 8.
- ☐ The input vector x[] must be double-word aligned.

Implementation Notes					
•		Conflicts: No bank conflicts occur.			
	☐ Endia	n: The code is ENDIAN NEUTRAL.			
	☐ Interru	uptibility: The code is interrupt-tolerant but not interruptible.			
Benchmarks	Cycles	nx/2 + 21			
	Codesize	216 bytes			

# DSP\_blk\_eswap16 Endian-swap a block of 16-bit values

#### **Function**

void blk\_eswap16(void \*x, void \*r, int nx)

#### **Arguments**

x [nx] Source data. Must be double-word aligned.

r [nx] Destination array. Must be double-word aligned.

nx

Number of 16-bit values to swap. Must be multiple of 8.

#### Description

The data in the x[] array is endian swapped, meaning that the byte-order of the bytes within each half-word of the r[] array is reversed. This is meant to facilitate moving big-endian data to a little-endian system or vice-versa.

When the r pointer is non-NULL, the endian-swap occurs out-of-place, similar to a block move. When the r pointer is NULL, the endian-swap occurs in-place, allowing the swap to occur without using any additional storage.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_blk_eswap16(void *x, void *r, int nx)
{
    int i;
    char *_x, *_r;
    if(r)
    {
        _x = (char *)x;
        _r = (char *)r;
    } else
    {
        _x = (char *)x;
        _r = (char *)r;
    }
    for (i = 0; i < nx; i++)
    {
        char t0, t1;
        t0 = _x[i*2 + 1];
        t1 = _x[i*2 + 0];
        _r[i*2 + 0] = t0;
        _r[i*2 + 1] = t1;
    }
}
```

<b>Special Requirements</b>		
		Input and output arrays do not overlap, except in the very specific case that " $r == NULL$ " so that the operation occurs in-place.
		The input array and output array are expected to be double-word aligned, and a multiple of 8 half-words must be processed.
Implementation Notes		
•		Bank Conflicts: No bank conflicts occur.
		Interruptibility: The code is interrupt-tolerant but not interruptible.
Benchmarks	Сус	cles nx/8 + 18
	Cod	desize 104 bytes

# DSP blk eswap32 Endian-swap a block of 32-bit values

#### **Function**

void blk\_eswap32(void \*x, void \*r, int nx)

#### Arguments

x [nx] Source data. Must be double-word aligned.

Destination array. Must be double-word aligned. r [nx]

nx

Number of 32-bit values to swap. Must be multiple of 4.

# Description

The data in the x[] array is endian swapped, meaning that the byte-order of the bytes within each word of the r[] array is reversed. This is meant to facilitate moving big-endian data to a little-endian system or vice-versa.

When the r pointer is non-NULL, the endian-swap occurs out-of-place, similar to a block move. When the r pointer is NULL, the endian-swap occurs in-place, allowing the swap to occur without using any additional storage.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_blk_eswap32(void *x, void *r, int nx)
{
    int i;
    char *_x, *_r;
    if (r)
    {
        _x = (char *)x;
        _r = (char *)r;
    } else
        _x = (char *)x;
        _r = (char *)r;
    }
    for (i = 0; i < nx; i++)
        char t0, t1, t2, t3;
        t0 = x[i*4 + 3];
        t1 = _x[i*4 + 2];
```

```
t2 = _x[i*4 + 1];

t3 = _x[i*4 + 0];

_r[i*4 + 0] = t0;

_r[i*4 + 1] = t1;

_r[i*4 + 2] = t2;

_r[i*4 + 3] = t3;

}
```

# **Special Requirements**

- Input and output arrays do not overlap, except in the very specific case that "r == NULL" so that the operation occurs in-place.
- ☐ The input array and output array are expected to be double-word aligned, and a multiple of 4 words must be processed.

#### **Implementation Notes**

- Bank Conflicts: No bank conflicts occur.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/4 + 20

Codesize 116 bytes

# DSP blk eswap64 Endian-swap a block of 64-bit values

#### **Function**

void blk\_eswap64(void \*x, void \*r, int nx)

#### Arguments

x[nx] Source data. Must be double-word aligned.

Destination array. Must be double-word aligned. r[nx]

Number of 64-bit values to swap. Must be multiple of 2. nx

## Description

The data in the x[] array is endian swapped, meaning that the byte-order of the bytes within each double-word of the r[] array is reversed. This is meant to facilitate moving big-endian data to a little-endian system or vice-versa.

When the r pointer is non-NULL, the endian-swap occurs out-of-place, similar to a block move. When the r pointer is NULL, the endian-swap occurs in-place, allowing the swap to occur without using any additional storage.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_blk_eswap64(void *x, void *r, int nx)
{
    int i;
    char *_x, *_r;
    if (r)
    {
        _x = (char *)x;
        _r = (char *)r;
    } else
        _x = (char *)x;
        _r = (char *)r;
    }
    for (i = 0; i < nx; i++)
        char t0, t1, t2, t3, t4, t5, t6, t7;
        t0 = x[i*8 + 7];
        t1 = _x[i*8 + 6];
```

```
t2 = _x[i*8 + 5];
        t3 = x[i*8 + 4];
        t4 = _x[i*8 + 3];
        t5 = _x[i*8 + 2];
        t6 = _x[i*8 + 1];
        t7 = _x[i*8 + 0];
        _r[i*8 + 0] = t0;
        _r[i*8 + 1] = t1;
        _r[i*8 + 2] = t2;
       r[i*8 + 3] = t3;
       r[i*8 + 4] = t4;
       r[i*8 + 5] = t5;
       r[i*8 + 6] = t6;
       r[i*8 + 7] = t7;
   }
}
```

#### Special Requirements

- Input and output arrays do not overlap, except in the very specific case that "r == NULL" so that the operation occurs in-place.
- ☐ The input array and output array are expected to be double-word aligned, and a multiple of 2 double-words must be processed.

# Implementation Notes

- ☐ Bank Conflicts: No bank conflicts occur.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/2 + 20

Codesize 116 bytes

#### DSP blk move

#### Block Move

#### **Function**

void DSP\_blk\_move(short \*x, short \*r, int nx)

**Arguments** 

x [nx] Block of data to be moved.

r [nx] Destination of block of data.

nx Number of

Number of elements in block. Must be multiple of 8 and ≥32.

# **Description**

This routine moves nx 16-bit elements from one memory location pointed to by x to another pointed to by r.

### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_blk_move(short *x, short *r, int nx)
{
    int i;
    for (i = 0 ; i < nx; i++)
        r[i] = x[i];
}</pre>
```

Special Requirements nx must be a multiple of 8 and greater than or equal to 32.

## **Implementation Notes**

- ☐ Twin input and output pointers are used.
- ☐ Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is ENDIAN NEUTRAL.
- **Interruptibility:** The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles nx/4 + 15

Codesize 76 bytes

#### DSP fltoq15

#### Float to Q15 Conversion

#### **Function**

void DSP\_fltoq15 (float \*x, short \*r, short nx)

#### **Arguments**

x[nx] Pointer to floating-point input vector of size nx. x should contain the numbers normalized between [–1,1).

r[nx] Pointer to output data vector of size nx containing the Q.15 equivalent of vector x.

nx Length of input and output data vectors. Must be multiple of 2.

#### Description

Convert the IEEE floating point numbers stored in vector  $x[\ ]$  into Q.15 format numbers stored in vector  $r[\ ]$ . Results are truncated toward zero. Values that exceed the size limit will be saturated to 0x7fff if value is positive and 0x8000 if value is negative. All values too small to be correctly represented will be truncated to 0.

#### **Algorithm**

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void fltoq15(float x[], short r[], short nx)
{
   int i, a;
   for(i = 0; i < nx; i++)
   {
      a = 32768 * x[i];
      // saturate to 16-bit //
      if (a>32767) a = 32767;
      if (a<-32768) a = -32768;
      r[i] = (short) a;
   }
}</pre>
```

Special Requirements nx must be a multiple of 2.

#### Implementation Notes

- Loop is unrolled twice.
- Bank Conflicts: No bank conflicts occur.
- Endian: The code is ENDIAN NEUTRAL.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles 3 \* nx/2 + 14

Codesize 224 bytes

#### **DSP** minerror

### Minimum Energy Error Search

#### **Function**

int minerror (short \*GSP0\_TABLE, short \*errCoefs, int max\_index)

#### Arguments

GSP0\_TABLE[9\*256] GSP0 terms array. Must be double-word aligned.

errCoefs[9]

Array of error coefficients.

max index

Index to GSP0\_TABLE[max\_index], the first element of the 9-element vector that resulted in the maximum

dot product.

return int

Maximum dot product result.

#### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
int minerr
    const short *restrict GSPO_TABLE,
    const short *restrict errCoefs,
               *restrict max_index
    int
)
    int val, maxVal = -50;
    int i, j;
    for (i = 0; i < GSP0_NUM; i++)
        for (val = 0, j = 0; j < GSPO_TERMS; j++)
            val += GSP0_TABLE[i*GSP0_TERMS+j] * errCoefs[j];
        if (val > maxVal)
            maxVal = val;
            *max_index = i*GSP0_TERMS;
    return (maxVal);
```

**Special Requirements** Array GSP0\_TABLE[] must be double-word aligned.

Implementation	<b>Notes</b>
----------------	--------------

- ☐ The load double-word instruction is used to simultaneously load four values in a single clock cycle.
- The inner loop is completely unrolled.
- ☐ The outer loop is 4 times unrolled.
- ☐ Bank Conflicts: No bank conflicts occur.
- ☐ **Endian:** The code is LITTLE ENDIAN.
- ☐ *Interruptibility:* The code is interrupt-tolerant but not interruptible.

**Benchmarks** 

Cycles 256/4 \* 9 + 17 = 593

Codesize 352 bytes

#### DSP\_q15tofl

#### Q15 to Float Conversion

#### **Function**

void DSP\_q15tofl (short \*x, float \*r, int nx)

#### **Arguments**

x[nx] Pointer to Q.15 input vector of size nx.

r[nx]

Pointer to floating-point output data vector of size nx containing

the floating-point equivalent of vector x.

nx

Length of input and output data vectors. Must be multiple of 2.

#### Description

Converts the values stored in vector x[] in Q.15 format to IEEE floating point numbers in output vector r[].

#### Algorithm

This is the C equivalent of the assembly code without restrictions. Note that the assembly code is hand optimized and restrictions may apply.

```
void DSP_q15tofl(short *x, float *r, int nx)
{
    int i;
    for (i=0;i<nx;i++)
        r[i] = (float) x[i] / 0x8000;
}</pre>
```

Special Requirements nx must be a multiple of 2.

#### **Implementation Notes**

- ☐ Loop is unrolled twice
- ☐ Bank Conflicts: No bank conflicts occur.
- ☐ Endian: The code is ENDIAN NEUTRAL.
- Interruptibility: The code is interrupt-tolerant but not interruptible.

#### **Benchmarks**

Cycles 2 \* nx + 14

Codesize 184 bytes

# Appendix A

# **Performance/Fractional Q Formats**

This appendix describes performance considerations related to the C64x DSPLIB and provides information about the Q format used by DSPLIB functions.

Topi	c Page
A.1	Performance Considerations
A.2	Fractional Q Formats

#### A.1 Performance Considerations

Although DSPLIB can be used as a first estimation of processor performance for a specific function, you should be aware that the generic nature of DSPLIB might add extra cycles not required for customer specific usage.

Benchmark cycles presented assume best case conditions, typically assuming all code and data are placed in internal data memory. Any extra cycles due to placement of code or data in external data memory or cache-associated effects (cache-hits or misses) are not considered when computing the cycle counts.

You should also be aware that execution speed in a system is dependent on where the different sections of program and data are located in memory. You should account for such differences when trying to explain why a routine is taking more time than the reported DSPLIB benchmarks.

#### A.2 Fractional Q Formats

Unless specifically noted, DSPLIB functions use Q15 format, or to be more exact, Q0.15. In a Qm.n format, there are m bits used to represent the two's complement integer portion of the number, and n bits used to represent the two's complement fractional portion. m+n+1 bits are needed to store a general Qm.n number. The extra bit is needed to store the sign of the number in the most-significant bit position. The representable integer range is specified by  $(-2^m, 2^m)$  and the finest fractional resolution is  $2^{-n}$ .

For example, the most commonly used format is Q.15. Q.15 means that a 16-bit word is used to express a signed number between positive and negative one. The most-significant binary digit is interpreted as the sign bit in any Q format number. Thus, in Q.15 format, the decimal point is placed immediately to the right of the sign bit. The fractional portion to the right of the sign bit is stored in regular two's complement format.

#### A.2.1 Q3.12 Format

Q.3.12 format places the sign bit after the fourth binary digit from the right, and the next 12 bits contain the two's complement fractional component. The approximate allowable range of numbers in Q.3.12 representation is (–8,8) and the finest fractional resolution is  $2^{-12} = 2.441 \times 10^{-4}$ .

Table A-1. Q3.12 Bit Fields

Bit	15	14	13	12	11	10	9	 0
Value	S	13	12	l1	Q11	Q10	Q9	 Q0

#### A.2.2 Q.15 Format

Q.15 format places the sign bit at the leftmost binary digit, and the next 15 leftmost bits contain the two's complement fractional component. The approximate allowable range of numbers in Q.15 representation is (-1,1) and the finest fractional resolution is  $2^{-15} = 3.05 \times 10^{-5}$ .

Table A-2. Q.15 Bit Fields

Bit	15	14	13	12	11	10	9	 0
Value	S	Q14	Q13	Q12	Q11	Q10	Q9	 Q0

#### **A.2.3 Q.31 Format**

Q.31 format spans two 16-bit memory words. The 16-bit word stored in the lower memory location contains the 16 least significant bits, and the higher memory location contains the most significant 15 bits and the sign bit. The approximate allowable range of numbers in Q.31 representation is (-1,1) and the finest fractional resolution is  $2^{-31} = 4.66 \times 10^{-10}$ .

Table A-3. Q.31 Low Memory Location Bit Fields

Bit	15	14	13	12	 3	2	1	0
Value	Q15	Q14	Q13	Q12	 Q3	Q2	Q1	Q0

Table A-4. Q.31 High Memory Location Bit Fields

Bit	15	14	13	12	 3	2	1	0
Value	S	Q30	Q29	Q28	 Q19	Q18	Q17	Q16

# Appendix B

# **Software Updates and Customer Support**

This appendix provides information about software updates and customer support.

# Topic Page

B.1	DSPLIB Software Updates B-2	2
B.2	DSPLIB Customer Support	2

# **B.1 DSPLIB Software Updates**

C64x DSPLIB Software updates may be periodically released incorporating product enhancements and fixes as they become available. You should read the README.TXT available in the root directory of every release.

# **B.2 DSPLIB Customer Support**

If you have questions or want to report problems or suggestions regarding the C64x DSPLIB, contact Texas Instruments at dsph@ti.com.

# **Glossary**

A

**address:** The location of program code or data stored; an individually accessible memory location.

A-law companding: See compress and expand (compand).

**API:** See application programming interface.

application programming interface (API): Used for proprietary application programs to interact with communications software or to conform to protocols from another vendor's product.

**assembler:** A software program that creates a machine language program from a source file that contains assembly language instructions, directives, and macros. The assembler substitutes absolute operation codes for symbolic operation codes and absolute or relocatable addresses for symbolic addresses.

**assert:** To make a digital logic device pin active. If the pin is active low, then a low voltage on the pin asserts it. If the pin is active high, then a high voltage asserts it.

В

bit: A binary digit, either a 0 or 1.

**big endian:** An addressing protocol in which bytes are numbered from left to right within a word. More significant bytes in a word have lower numbered addresses. Endian ordering is specific to hardware and is determined at reset. See also *little endian*.

**block:** The three least significant bits of the program address. These correspond to the address within a fetch packet of the first instruction being addressed.

**board support library (BSL):** The BSL is a set of application programming interfaces (APIs) consisting of target side DSP code used to configure and control board level peripherals.

**boot:** The process of loading a program into program memory.

**boot mode:** The method of loading a program into program memory. The C6x DSP supports booting from external ROM or the host port interface (HPI).

**BSL:** See board support library.

**byte:** A sequence of eight adjacent bits operated upon as a unit.

C

**cache:** A fast storage buffer in the central processing unit of a computer.

**cache controller:** System component that coordinates program accesses between CPU program fetch mechanism, cache, and external memory.

CCS: Code Composer Studio.

**central processing unit (CPU):** The portion of the processor involved in arithmetic, shifting, and Boolean logic operations, as well as the generation of data- and program-memory addresses. The CPU includes the central arithmetic logic unit (CALU), the multiplier, and the auxiliary register arithmetic unit (ARAU).

**chip support library (CSL):** The CSL is a set of application programming interfaces (APIs) consisting of target side DSP code used to configure and control all on-chip peripherals.

**clock cycle:** A periodic or sequence of events based on the input from the external clock.

**clock modes:** Options used by the clock generator to change the internal CPU clock frequency to a fraction or multiple of the frequency of the input clock signal.

**code:** A set of instructions written to perform a task; a computer program or part of a program.

**coder-decoder or compression/decompression (codec):** A device that codes in one direction of transmission and decodes in another direction of transmission.

**compiler:** A computer program that translates programs in a high-level language into their assembly-language equivalents.

**compress and expand (compand):** A quantization scheme for audio signals in which the input signal is compressed and then, after processing, is reconstructed at the output by expansion. There are two distinct companding schemes: A-law (used in Europe) and μ-law (used in the United States).

**control register:** A register that contains bit fields that define the way a device operates.

control register file: A set of control registers.

**CSL:** See *chip* support library.

D

**device ID:** Configuration register that identifies each peripheral component interconnect (PCI).

digital signal processor (DSP): A semiconductor that turns analog signals—such as sound or light—into digital signals, which are discrete or discontinuous electrical impulses, so that they can be manipulated.

**direct memory access (DMA):** A mechanism whereby a device other than the host processor contends for and receives mastery of the memory bus so that data transfers can take place independent of the host.

**DMA**: See direct memory access.

**DMA source:** The module where the DMA data originates. DMA data is read from the DMA source.

**DMA transfer:** The process of transferring data from one part of memory to another. Each DMA transfer consists of a read bus cycle (source to DMA holding register) and a write bus cycle (DMA holding register to destination).

**DSP autocor:** Autocorrelation

**DSP bexp:** Block exponent implementation

**DSP\_bitrev\_cplx:** Complex bit reverse.

**DSP blk eswap16:** Endian-swap a block of 16-bit values.

**DSP\_blk\_eswap32:** Endian-swap a block of 32-bit values.

**DSP\_blk\_eswap64:** Endian-swap a block of 64-bit values.

DSP\_blk\_move: Block move

**DSP\_dotp\_sqr:** Vector dot product and square.

**DSP\_dotprod:** Vector dot product.

**DSP\_fft:** Complex forward FFT with digital reversal.

**DSP\_fft16x16r:** Complex forward mixed radix 16- x 16-bit FFT with rounding.

**DSP\_fft16x16t:** Complex forward mixed radix 16- x 16-bit FFT with truncation.

DSP\_fft16x32: Complex forward mixed radix 16- x 32-bit FFT with rounding.

**DSP fft32x32:** Complex forward mixed radix 32- x 32-bit FFT with rounding.

**DSP\_fft32x32s:** Complex forward mixed radix 32- x 32-bit FFT with scaling.

**DSP\_fir\_cplx:** Complex FIR filter (radix 2).

**DSP\_fir\_gen:** FIR filter (general purpose).

**DSP\_firlms2:** LMS FIR (radix 2).

**DSP\_fir\_r4:** FIR filter (radix 4).

**DSP fir r8:** FIR filter (radix 8).

**DSP\_fir\_sym:** Symmetric FIR filter (radix 8).

**DSP\_fltoq15:** Float to Q15 conversion.

**DSP\_ifft16x32:** Complex inverse mixed radix 16- x 32-bit FFT with rounding.

**DSP\_ifft32x32:** Complex inverse mixed radix 32- x 32-bit FFT with rounding.

**DSP\_iir:** IIR with 5 coefficients per biquad.

**DSP\_mat\_mul:** Matrix multiplication.

**DSP\_mat\_trans:** Matrix transpose.

**DSP maxidx:** Index of the maximum element of a vector.

**DSP maxval:** Maximum value of a vector.

**DSP\_minerror:** Minimum energy error search.

**DSP\_minval:** Minimum value of a vector.

**DSP\_mul32:** 32-bit vector multiply.

**DSP\_neg32:** 32-bit vector negate.

**DSP\_q15tofl:** Q15 to float conversion.

**DSP\_radix2:** Complex forward FFT (radix 2)

**DSP\_recip16:** 16-bit reciprocal.

**DSP\_r4fft:** Complex forward FFT (radix 4)

DSP\_vecsumsq: Sum of squares.DSP\_w\_vec: Weighted vector sum.

**evaluation module (EVM):** Board and software tools that allow the user to evaluate a specific device.

**external interrupt:** A hardware interrupt triggered by a specific value on a pin.

**external memory interface (EMIF):** Microprocessor hardware that is used to read to and write from off-chip memory.

F

**fast Fourier transform (FFT):** An efficient method of computing the discrete Fourier transform algorithm, which transforms functions between the time domain and the frequency domain.

**fetch packet:** A contiguous 8-word series of instructions fetched by the CPU and aligned on an 8-word boundary.

**FFT:** See fast fourier transform.

**flag:** A binary status indicator whose state indicates whether a particular condition has occurred or is in effect.

**frame:** An 8-word space in the cache RAMs. Each fetch packet in the cache resides in only one frame. A cache update loads a frame with the requested fetch packet. The cache contains 512 frames.

G

**global interrupt enable bit (GIE):** A bit in the control status register (CSR) that is used to enable or disable maskable interrupts.



**HAL:** Hardware abstraction layer of the CSL. The HAL underlies the service layer and provides it a set of macros and constants for manipulating the peripheral registers at the lowest level. It is a low-level symbolic interface into the hardware providing symbols that describe peripheral registers/bitfields and macros for manipulating them.

**host:** A device to which other devices (peripherals) are connected and that generally controls those devices.

**host port interface (HPI):** A parallel interface that the CPU uses to communicate with a host processor.

**HPI:** See host port interface; see also HPI module.

**index:** A relative offset in the program address that specifies which of the 512 frames in the cache into which the current access is mapped.

indirect addressing: An addressing mode in which an address points to another pointer rather than to the actual data; this mode is prohibited in RISC architecture.

**instruction fetch packet:** A group of up to eight instructions held in memory for execution by the CPU.

**internal interrupt:** A hardware interrupt caused by an on-chip peripheral.

interrupt: A signal sent by hardware or software to a processor requesting attention. An interrupt tells the processor to suspend its current operation, save the current task status, and perform a particular set of instructions. Interrupts communicate with the operating system and prioritize tasks to be performed.

interrupt service fetch packet (ISFP): A fetch packet used to service interrupts. If eight instructions are insufficient, the user must branch out of this block for additional interrupt service. If the delay slots of the branch do not reside within the ISFP, execution continues from execute packets in the next fetch packet (the next ISFP).

**interrupt service routine (ISR):** A module of code that is executed in response to a hardware or software interrupt.

interrupt service table (IST) A table containing a corresponding entry for each of the 16 physical interrupts. Each entry is a single-fetch packet and has a label associated with it. Internal peripherals: Devices connected to and controlled by a host device. The C6x internal peripherals include the direct memory access (DMA) controller, multichannel buffered serial ports (McBSPs), host port interface (HPI), external memory-interface (EMIF), and runtime support timers.

**IST:** See interrupt service table.

L

**least significant bit (LSB):** The lowest-order bit in a word.

**linker:** A software tool that combines object files to form an object module, which can be loaded into memory and executed.

**little endian:** An addressing protocol in which bytes are numbered from right to left within a word. More significant bytes in a word have higher-numbered addresses. Endian ordering is specific to hardware and is determined at reset. See also *big endian*.

M

**maskable interrupt**: A hardware interrupt that can be enabled or disabled through software.

**memory map:** A graphical representation of a computer system's memory, showing the locations of program space, data space, reserved space, and other memory-resident elements.

**memory-mapped register:** An on-chip register mapped to an address in memory. Some memory-mapped registers are mapped to data memory, and some are mapped to input/output memory.

most significant bit (MSB): The highest order bit in a word.

 $\mu$ -law companding: See compress and expand (compand).

multichannel buffered serial port (McBSP): An on-chip full-duplex circuit that provides direct serial communication through several channels to external serial devices.

multiplexer: A device for selecting one of several available signals.

N

**nonmaskable interrupt (NMI):** An interrupt that can be neither masked nor disabled.



**object file:** A file that has been assembled or linked and contains machine language object code.

off chip: A state of being external to a device.

on chip: A state of being internal to a device.



peripheral: A device connected to and usually controlled by a host device.

**program cache:** A fast memory cache for storing program instructions allowing for quick execution.

**program memory:** Memory accessed through the C6x's program fetch interface.

PWR: Power; see PWR module.

**PWR module:** PWR is an API module that is used to configure the power-down control registers, if applicable, and to invoke various power-down modes.

R

**random-access memory (RAM):** A type of memory device in which the individual locations can be accessed in any order.

**register:** A small area of high speed memory located within a processor or electronic device that is used for temporarily storing data or instructions. Each register is given a name, contains a few bytes of information, and is referenced by programs.

**reduced-instruction-set computer (RISC):** A computer whose instruction set and related decode mechanism are much simpler than those of microprogrammed complex instruction set computers. The result is a higher instruction throughput and a faster real-time interrupt service response from a smaller, cost-effective chip.

**reset:** A means of bringing the CPU to a known state by setting the registers and control bits to predetermined values and signaling execution to start at a specified address.

RTOS Real-time operating system.

- **service layer:** The top layer of the 2-layer chip support library architecture providing high-level APIs into the CSL and BSL. The service layer is where the actual APIs are defined and is the layer the user interfaces to.
- synchronous-burst static random-access memory (SBSRAM): RAM whose contents does not have to be refreshed periodically. Transfer of data is at a fixed rate relative to the clock speed of the device, but the speed is increased.
- synchronous dynamic random-access memory (SDRAM): RAM whose contents is refreshed periodically so the data is not lost. Transfer of data is at a fixed rate relative to the clock speed of the device.
- **syntax:** The grammatical and structural rules of a language. All higher-level programming languages possess a formal syntax.
- **system software:** The blanketing term used to denote collectively the chip support libraries and board support libraries.



- **tag:** The 18 most significant bits of the program address. This value corresponds to the physical address of the fetch packet that is in that frame.
- **timer:** A programmable peripheral used to generate pulses or to time events.
- **TIMER module:** TIMER is an API module used for configuring the timer registers.



word: A multiple of eight bits that is operated upon as a unit. For the C6x, a word is 32 bits in length.

# Index

adaptive filtering functions 3-4 DSPLIB reference 4-2 address, defined C-1 A-law companding, defined C-1 API, defined C-1 application programming interface, defined C-1 argument conventions 3-2 arguments, DSPLIB 2-4	compiler, defined C-2 compress and expand (compand), defined C-3 control register, defined C-3 control register file, defined C-3 correlation functions 3-4 DSPLIB reference 4-4 CSL, defined C-3 customer support B-2
assembler, defined C-1	
assert, defined C-1	data types, DSPLIB, table 2-4
	device ID, defined C-3
В	digital signal processor (DSP), defined C-3
	direct memory access (DMA)
big endian, defined C-1	defined C-3
bit, defined C-1	source, defined C-3 transfer, defined C-3
block, defined C-1	DMA, defined C-3
board support library, defined C-2	DSP autocor
boot, defined C-2	defined C-3
boot mode, defined C-2	DSPLIB reference 4-4
BSL, defined C-2	DSP_bexp
byte, defined C-2	defined C-3
	DSPLIB reference 4-87
C	DSP_bitrev_cplx defined C-3
	DSPLIB reference 4-6
cache, defined C-2	DSP_blk_eswap16, defined C-3
cache controller, defined C-2	DSP_blk_eswap32, defined C-3
CCS, defined C-2	DSP_blk_eswap64, defined C-3
central processing unit (CPU), defined C-2	DSP_blk_move
chip support library, defined C-2 clock cycle, defined C-2	defined C-4
clock cycle, defined C-2	DSPLIB reference 4-89, 4-91, 4-93, 4-95
code, defined C-2	DSP_dotp_sqr
coder-decoder, defined C-2	defined C-4 DSPLIB reference 4-69
	2 0. 2.3 1010101100 1 00

DSP_dotprod		DSP_iir
defined C-4	4.74	defined C-4
DSPLIB reference	4-71	DSPLIB reference 4-67
DSP_fft		DSP_mat_trans
defined C-4	4.44	defined C-4
DSPLIB reference	4-14	DSPLIB reference 4-86
DSP_fft16x16r		DSP_maxidx
defined C-4	4.22	defined C-4 DSPLIB reference 4-74
DSPLIB reference	4-23	
DSP_fft16x16t		DSP_maxval
defined C-4 DSPLIB reference	4 22	defined C-4 DSPLIB reference 4-73
	4-33	
DSP_fft16x32 defined C-4		DSP_minerror, defined C-4
DSPLIB reference	1-17	DSP_minval
	T-T1	defined C-5
DSP_fft32x32 defined C-4		DSPLIB reference 4-76
DSPLIB reference	4-49	DSP_mmul
DSP fft32x32s	7 70	defined C-4 DSPLIB reference 4-84
defined C-4		
DSPLIB reference	4-51	DSP_mul32 defined C-5
DSP_fir_cplx		DSPLIB reference 4-77
defined C-4		
DSPLIB reference	4-57	DSP_neg32 defined C-5
DSP_fir_gen		DSPLIB reference 4-79
defined C-4		DSP_q15tofl
DSPLIB reference	4-59	defined C-5
DSP firlms2		DSPLIB reference 4-99
defined C-4		DSP r4fft
DSPLIB reference	4-2	defined C-5
DSP_fir_r4		DSPLIB reference 4-11
defined C-4		DSP_radix2
DSPLIB reference	4-61	defined C-5
DSP_fir_r8		DSPLIB reference 4-9
defined C-4		DSP_recip16
DSPLIB reference	4-63	defined C-5
DSP_fir_sym		DSPLIB reference 4-80
defined C-4		DSP_vecsumsq
DSPLIB reference	4-65	defined C-5
DSP_fltoq15		DSPLIB reference 4-82
defined C-4		DSP_w_vec
DSPLIB reference	4-96	defined C-5
DSP_ifft16x32		DSPLIB reference 4-83
defined C-4		DSPLIB
DSPLIB reference	4-53	argument conventions, table 3-2
DSP_ifft32x32		arguments 2-4
defined C-4	4.55	arguments and data types 2-4
DSPLIB reference	4-55	calling a function from Assembly 2-5

DSPLIB (continued)	DSPLIB reference (continued)
calling a function from C 2-5	DSP_fft32x32s 4-51
Code Composer Studio users 2-5	DSP_fir_cplx 4-57
customer support B-2	DSP_fir_gen 4-59
data types, table 2-4	DSP_firlms2 4-2
features and benefits 1-4	DSP_fir_r4 4-61
fractional Q formats A-3	DSP_fir_r8 4-63
functional categories 1-2	DSP_fir_sym 4-65
functions 3-3	DSP_fltoq15 4-96
adaptive filtering 3-4	DSP_ifft32x32 4-55
correlation 3-4	DSP_iir 4-67
FFT (fast Fourier transform) 3-4	DSP_mat_trans 4-86
filtering and convolution 3-5	DSP_maxidx 4-74
math 3-6	DSP_maxval 4-73
matrix 3-6	DSP_minval 4-76
miscellaneous 3-7	DSP_mmul 4-84
how DSPLIB deals with overflow and	DSP_mul32 4-77
scaling 2-6	DSP_neg32 4-79
how to install 2-2	DSP_q15tofl 4-99
under Code Composer Studio 2-3	DSP_r4fft 4-11
how to rebuild DSPLIB 2-7	DSP radix2 4-9
include directory 2-3	DSP_recip16 4-80
introduction 1-2	DSP_vecsumsq 4-82
lib directory 2-2	DSP_w_vec 4-83
performance considerations A-2	FFT functions 4-6
Q.3.12 bit fields A-3	filtering and convolution functions 4-57
Q.3.12 bit fields A-3 Q.3.12 format A-3	math functions 4-69
Q.3.15 bit fields A-3	matrix functions 4-84
Q.3.15 format A-3	minerror 4-97
Q.31 format A-4	miscellaneous functions 4-87
Q.31 high-memory location bit fields A-4	
Q.31 low-memory location bit fields A-4	
reference 4-1	
software updates B-2	avaluation modula defined C.F.
testing, how DSPLIB is tested 2-6	evaluation module, defined C-5
using DSPLIB 2-4	external interrupt, defined C-5
	external memory interface (EMIF), defined C-5
DSPLIB reference	
adaptive filtering functions 4-2	
correlation functions 4-4	
DSP_autocor 4-4	fetch packet, defined C-5
DSP_bexp 4-87	FFT (fast Fourier transform)
DSP_bitrev_cplx 4-6	defined C-5
DSP_blk_move 4-89, 4-91, 4-93, 4-95	functions 3-4
DSP_dotp_sqr 4-69	FFT (fast Fourier transform) functions, DSPLIB
DSP_dotprod 4-71	reference 4-6
DSP_fft 4-14	
DSP_fft16x16r 4-23	filtering and convolution functions 3-5 DSPLIB reference 4-57
DSP_fft16x16t 4-33	
DSP_fft16x32 4-47, 4-53	flag, defined C-5
DSP fft32x32 4-49	fractional Q formats A-3

frame, defined C-5
function
 calling a DSPLIB function from Assembly 2-5
 calling a DSPLIB function from C 2-5
 Code Composer Studio users 2-5
functions, DSPLIB 3-3



GIE bit, defined C-5



HAL, defined C-6 host, defined C-6 host port interface (HPI), defined C-6 HPI, defined C-6



include directory 2-3
index, defined C-6
indirect addressing, defined C-6
installing DSPLIB 2-2
instruction fetch packet, defined C-6
internal interrupt, defined C-6
internal peripherals, defined C-7
interrupt, defined C-6
interrupt service fetch packet (ISFP), defined C-6
interrupt service routine (ISR), defined C-6
interrupt service table (IST), defined C-6
IST, defined C-7



least significant bit (LSB), defined C-7 lib directory 2-2 linker, defined C-7 little endian, defined C-7



maskable interrupt, defined C-7
math functions 3-6
DSPLIB reference 4-69
matrix functions 3-6
DSPLIB reference 4-84
memory map, defined C-7
memory-mapped register, defined C-7
minerror, DSPLIB reference 4-97
miscellaneous functions 3-7
DSPLIB reference 4-87
most significant bit (MSB), defined C-7
μ-law companding, defined C-7
multichannel buffered serial port (McBSP), defined C-7
multiplexer, defined C-7



nonmaskable interrupt (NMI), defined C-7



object file, defined C-8 off chip, defined C-8 on chip, defined C-8 overflow and scaling 2-6



performance considerations A-2 peripheral, defined C-8 program cache, defined C-8 program memory, defined C-8 PWR, defined C-8 PWR module, defined C-8



Q.3.12 bit fields A-3
Q.3.12 format A-3
Q.3.15 bit fields A-3
Q.3.15 format A-3

Q.31 format A-4
Q.31 high-memory location bit fields A-4
Q.31 low-memory location bit fields A-4



random-access memory (RAM), defined C-8 rebuilding DSPLIB 2-7 reduced-instruction-set computer (RISC), defined C-8 register, defined C-8 reset, defined C-8 routines, DSPLIB functional categories 1-2 RTOS, defined C-8



service layer, defined C-9 software updates B-2 STDINC module, defined C-9 synchronous-burst static random-access memory (SBSRAM), defined C-9
synchronous dynamic random-access memory (SDRAM), defined C-9
syntax, defined C-9
system software, defined C-9



tag, defined C-9
testing, how DSPLIB is tested 2-6
timer, defined C-9
TIMER module, defined C-9



using DSPLIB 2-4



word, defined C-9