## Today

- ISA Design
- With specific RISC-V examples
- Project 1 intro in last 10-15 minutes
- RISC-V "Green Sheet" ISA Summary available on Canvas

Reminder: Asmt 2 due Friday Sept 12 at 6pm ET

#### ICQs from last time

#### Key Takeaways:

- "smaller is faster, chip design has developed massively but the main principles from Von Neumann remain. Also learnt about state vs combinatorial"
- "Loved hearing about how muxes work"
- "How understanding the logic behind instructions is enough to piece together how the elements of a CPU are connected."
- "ISA affects implementation of software"
- "Smaller is faster I used register files in 206 but didn't understand why we preferred that to memory until now"

#### Purpose of EDSAC Diagram, Datapath, Examples:

<u>Teaching Goal</u>: To use a very simple ISA to introduce design process. Think of it as an initial foundation -- Everything we've done in EDSAC we will reinforce by doing again in more detail with RISC-V (and more).

#### RISC-V

- Note from MRM: RISC-V originated for academic research use, <u>but now IS widely used in industry</u>
  - Western Digital and Seagate have been using RISC-V cores in controllers for their hard disk drives (HDDs) and solid-state drives (SSDs) for years.
  - · Industrial control systems, IoT devices, AmazFit Smart watches,
  - · Datacenter, Automotive...

#### ICQs from last time

- If it's been a while since taking COS 217 and we didn't take ECE 206 what should we do in preparation for Hw and assignments?
  - Lectures heavily coincide with textbook material. The best additional prep is to read the portions of the textbook that go with each lecture/assignment.
- ICQ Input on Pace of class:
  - Some say a little too fast, some say too slow, and many say just right.

# ISA **Design**

Chapter 2

## RISC-V at a glance

#### **RISC-V** operands

Name	Example	Comments
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register x0 always equals 0.
2 <sup>30</sup> memory words	Memory[0], Memory[4],, Memory[4,294,967,292]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers.

• RV32 and RV64 are two variants. This class will focus on RV64, where the default register size is 64 bits.

#### **RISC-V** assembly language

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load word	1w x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5. (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	Memory[x6] = x5; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6   x8	Three reg. operands; bit-by-bit OR
	Exclusive or	xor x5, x6, x9	x5 = x6 ^ x9	Three reg. operands; bit-by-bit XOR
Logical	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6   20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	x5 = x6 ^ 20	Bit-by-bit XOR reg. with constant
	Shift left logical	sll x5, x6, x7	x5 = x6 << x7	Shift left by register
	Shift right logical	srl x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate
	Branch if equal	beg x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
Conditional	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
branch	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
branch	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to $x5+100$	Procedure return; indirect call

## RISC-V at a glance

"Green Sheet" available on top of Canvas page.
VERY USEFUL SUMMARY!

### **Arithmetic Operations**

- Add and subtract, three operands
  - All operands are registers. No MEMORY operands!
  - Two source registers and one destination register
  - add a, b, c // a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost

### Register Operands

- Arithmetic instructions use register operands. CANNOT use memory operands!
- RISC-V has a 32-entry register file
  - Use for frequently accessed data
  - 64-bit data is called a "doubleword"
    - 32 x 64-bit general purpose registers x0 to x31
  - 32-bit data is called a "word"
  - RV64 == 32 entries of 64 bits apiece
- Design Principle 2: Smaller is faster
  - c.f. main memory: millions of locations.
  - Register files are smaller and closer and therefore faster to access!

#### **RISC-V Registers**

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- x3: global pointer
- x4: thread pointer
- x5 x7, x28 x31: temporaries
- x8: frame pointer
- x9, x18 x27: saved registers
- x10 x11: function arguments/results
- x12 x17: function arguments

Chapter 2 — Instructions: Language of the Computer — 9

## Register Operand Example

• C code:

$$f = (g + h) - (i + j);$$

Compiled RISC-V code?

#### Register Operand Example

• C code:

$$f = (g + h) - (i + j);$$
  
-f, ..., j in x19, x20, ..., x23

Compiled RISC-V code:

```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```

#### Memory Operands

- Main memory used for larger/composite data
  - Arrays, structures, dynamic data
- To apply arithmetic operations
  - Load values from memory into registers
  - Store result from register to memory
- Memory is byte addressed
  - Each address identifies an 8-bit byte
- In the weeds:
  - RISC-V does not require words to be aligned in memory
    - Unlike some other ISAs
  - RISC-V is Little Endian
    - · Least-significant byte at least address of a word
    - c.f. Big Endian: most-significant byte at least address

```
Chapter 2 — Instructions:
Language of the Computer — 12
```

### **Memory Operand Example**

• C code:

$$A[12] = h + A[8];$$

- h in x21, base address of A in x22
- A is an array of type "long long" meaning elements are 64-bit integers
- Compiled RISC-V code:

#### Memory Operand Example

• C code:

```
A[12] = h + A[8];
```

- h in x21, base address of A in x22
- A is an array of type "long long" meaning elements are 64-bit integers
- Compiled RISC-V code:
  - Index 8 requires offset of 64
    - 8 bytes per doubleword

```
Chapter 2 — Instructions:
Language of the Computer — 14
```

#### Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!

#### **Immediate Operands**

- Constant data specified in an instruction addi x22, x22, 4
- Make the common case fast
  - Small constants are common
  - Immediate operand avoids a load instruction

#### **Software Perspective**

• Say you're a compiler, and the code is trying to double x22 and put that result back in x22. What are different instruction(s) by which you might achieve that?

# **Expressing and Representing Numbers**

(Review – study on your own)

#### **Unsigned Binary Integers**

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2<sup>n</sup> 1
- Example
  - 0000 0000 ... 0000  $1011_2$ = 0 + ... + 1 × 2<sup>3</sup> + 0 × 2<sup>2</sup> +1 × 2<sup>1</sup> +1 × 2<sup>0</sup> = 0 + ... + 8 + 0 + 2 + 1 =  $11_{10}$
- Using 64 bits: 0 to +18,446,774,073,709,551,615

#### 2s-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range:  $-2^{n-1}$  to  $+2^{n-1}-1$
- Example
  - 1111 1111 ... 1111  $1100_2$ =  $-1 \times 2^{31} + 1 \times 2^{30} + ... + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$ =  $-2,147,483,648 + 2,147,483,644 = -4_{10}$
- Using 64 bits: -9,223,372,036,854,775,808
   to 9,223,372,036,854,775,807

#### 2s-Complement Signed Integers

- Bit 63 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- $-(-2^{n-1})$  can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
  - 0: 0000 0000 ... 0000
  - **− −**1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000
  - Most-positive: 0111 1111 ... 1111

```
Chapter 2 — Instructions:
Language of the Computer — 21
```

### Signed Negation

- Complement and add 1
  - Complement means  $1 \rightarrow 0$ ,  $0 \rightarrow 1$

$$x + x = 1111...111_2 = -1$$
  
 $x + 1 = -x$ 

• Example: negate +2

• +2 = 0000 0000 ... 
$$0010_{two}$$
  
• -2 = 1111 1111 ...  $1101_{two}$  + 1  
= 1111 1111 ...  $1110_{two}$ 

#### Sign Extension

- Representing a number using more bits
  - Preserve the numeric value
- Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
  - +2: 0000 0010 => 0000 0000 0000 0010
  - -2: 1111 1110 => 1111 1111 1111 1110
- In RISC-V instruction set
  - 1b: sign-extend loaded byte
  - 1bu: zero-extend loaded byte

```
Chapter 2 — Instructions:
Language of the Computer — 23
```



#### Representing Instructions

- Instructions are encoded in binary
  - Called machine code
- RISC-V instructions
  - Encoded as 32-bit instruction words
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity!

#### Hexadecimal

- Base 16
  - Compact representation of bit strings
  - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
  - **1110 1100 1010 1000 0110 0100 0010 0000**

#### RISC-V R-format Instructions

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

#### Instruction fields

- opcode: operation code
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- funct7: 7-bit function code (additional opcode)

#### R-format Example

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add x9, x20, x21

0	21	20	0	9	51
0000000	10101	10100	000	01001	0110011

0000 0001 0101 1010 0000 0100 1011  $0011_{two} = 015A04B3_{16}$ 

#### RISC-V I-format Instructions

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

- Immediate arithmetic and load instructions
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address
    - · 2s-complement, sign extended
- Design Principle 3: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible

#### **RISC-V S-format Instructions**

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

- Different immediate format for store instructions
  - rs1: base address register number
  - rs2: source operand register number
  - immediate: offset added to base address
    - Split so that rs1 and rs2 fields always in the same place

## RISC-V Addressing Summary

#### 1. Immediate addressing immediate rs1 funct3 rd 2. Register addressing funct7 rs2 rs1 funct3 rd Registers ор Register 3. Base addressing immediate rs1 funct3 ор Memory Byte Halfword Register Doubleword Word 4. PC-relative addressing rs2 rs1 funct3 imm op Memory PC Word

Chapter 2 — Instructions: Language of the Computer — 31

# RISC-V Encoding Summary

Name		Fi		Comments			
(Field Size)	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	
R-type	funct7	rs2	rs1	funct3	rd	opcode	Arithmetic instruction format
I-type	immediate	[11:0]	rs1	funct3	rd	opcode	Loads & immediate arithmetic
S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode	Stores
SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode	Conditional branch format
UJ-type	immediate[20,10:1,11,19:12]				rd	opcode	Unconditional jump format
U-type	immediate[31:12]				rd	opcode	Upper immediate format

Chapter 2 — Instructions: Language of the Computer — 32

## **Example: Encoding Instructions**

 Constant data specified in an instruction addi x22, x22, 4

Binary encoding per RISC-V formats?

#### Design Variations: Take a Side!

- Suppose you were one of the designers of the original RISC-V instruction set. You have an idea:
- Your idea is to make program code fit into smaller memories by having some of the instructions be encoded into just 16-bits, while most of the rest of the instructions still use 32-bits.
- 1) Propose a format for these instructions and propose 3 specific new instructions to use it.
- 2) Be ready to take a side:

For the 16-bit formats or

Against this addition---why might it be a good or bad idea?

#### Please fill out ICQ Form here!



https://tinyurl.com/Fa25ICQ.

#### Acknowledgements

- Fall, 2025 Course slides include materials from:
  - Margaret Martonosi and David August, Princeton
  - Doug Clark, Princeton (retired)
  - Kelly Shaw, Williams College
  - Carole-Jean Wu, META

Thank you!