Project 1: A RISC-V Functional Simulator


(Due Oct 3 at 6pm)

Functional Simulation



- "Simulates" what (not how) a RISC-V computer would respond to a given program.
- Useful for assessing an ISA's functionality before any hardware implementations.
- Also useful in production, for example when emulating old hardware.
- Project 2 will be a cycle-accurate simulator building upon this functional simulator.

Simulator Overview



- No advanced C++ features needed: you may write in C style.
- A provided template already implements one instruction (ADDI).
- You are expected to work on the Nobel cluster.

Instructions to Implement

- A subset of RV64I (those bounded in red in the RISC-V green sheet).
- This green sheet is taken from the first edition of the textbook.
- A separate orange sheet details each instruction to implement, including any caveats.

- W	-		, ,	①		TIC CORE I		TRUCTION	SET			
	マ	ISC-V	Reference I	Data		tiply Extension					•	
		GER INSTRUCTIONS, in al		Dutu	MNEMONIC			NAME		DESCRIPTION		1
MNEMONIC			DESCRIPTION (in Verilog)	NOTE	mul, mulw			MULtiply (Word)		R[rd] = (R[rs1] * F		
add, addw		ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh			MULtiply upper Ha		R[rd] = (R[rs1] * F		
ddi, addiw	I	ADD (word) ADD Immediate (Word)	R[rd] = R[rs1] + R[rs2] R[rd] = R[rs1] + imm	1)	mulhsu			MULtiply upper Ha				
ind	R	AND	R[rd] = R[rs1] & R[rs2]	1)	mulhu	- 1	R	MULtiply upper Ha Unsigned	df	R[rd] = (R[rs1] * F	R[rs2])(127:64)	
indi	I	AND Immediate	R[rd] = R[rs1] & imm		div, divw			DIVide (Word)		R[rd] = (R[rs1] / R	frs2D	
uipc	U		R[rd] = PC + {imm, 12'b0}		divu			DIVide Unsigned		R[rd] = (R[rs1] / R	(rs21)	
ea		Branch EQual	if(R[rs1]==R[rs2)		rem, remw			REMainder (Word)		R[rd] = (R[rs1] %		
yeq	SD	Branch EQual	PC=PC+{imm,1b'0}	3	remu, remuw			REMainder Unsign	ed (Word)	R[rd] = (R[rs1] %	R[rs2])	
oge	SB	Branch Greater than or Equal	if(R[rs1]>=R[rs2)					Point Extension				
			PC=PC+{imm,1b'0}		fld, flw			Load (Word)		F[rd] = M[R[rs1]+	imm)	
ogeu	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd, fsw		S	Store (Word)		M[R[rs1]+imm] =	F[rd]	
			PC=PC+{imm,1b'0}	- 1	fadd.s, fad	d.d	R	ADD		F[rd] = F[rs1] + F[rs2]	
lt	SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>7, 1</td><td>fsub.s, fsul</td><td></td><td></td><td>SUBtract</td><td></td><td>F[rd] = F[rs1] - F[</td><td>rs2]</td><td></td></r[rs2)>	7, 1	fsub.s, fsul			SUBtract		F[rd] = F[rs1] - F[rs2]	
ltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td>fmul.s,fmu</td><td>1.d</td><td>R</td><td>MULtiply</td><td></td><td>F[rd] = F[rs1] * F[</td><td>rs2]</td><td></td></r[rs2)>	2)	fmul.s,fmu	1.d	R	MULtiply		F[rd] = F[rs1] * F[rs2]	
ne	SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}		fdiv.s, fdi			DIVide		F[rd] = F[rs1] / F[r	s2)	
srrc	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$		fsqrt.s,fs	grt.d	R	SQuare RooT		F[rd] = sqrt(F[rs1])	
esrrci	I	Cont./Stat.RegRead&Clear	R[rd] = CSR;CSR = CSR & ~imm		fmadd.s,fm			Multiply-ADD		F[rd] = F[rs1] * F[
		Imm			fmsub.s,fm:	sub.d	R	Multiply-SUBtract		F[rd] = F[rs1] * F[
sers	1	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid R[rs1]$		fmnsub.s,f			Negative Multiply-	SUBtract	F[rd] = -(F[rs1] *		
srrsi	I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid imm$		fmnadd.s,f			Negative Multiply-		F[rd] = -(F[rs1] *		
		Imm	the contract of the		fsgnj.s,fs			SiGN source		F[rd] = { F[rs2]<6		
srrw	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsgnjn.s,f			Negative SiGN sou	rce	F[rd] = { (~F[rs2]-	063>),	
srrwi	I	Cont./Stat.Reg Read&Write Imm	R[rd] = CSR; CSR = imm					Xor SiGN source		F[rs1]<62:0>} F[rd] = {F[rs2]<63		
ebreak	I	Environment BREAK	Transfer control to debugger		fsgnjx.s,f					F[rs1]<62:0>}		
call	î	Environment CALL	Transfer control to operating system		fmin.s,fmi	n.d	R	MINimum		F[rd] = (F[rs1] < F F[rs2]	[rs2]) ? F[rs1] :	
fence	î	Synch thread	Synchronizes threads		fmax.s,fma		R	MAXimum		F[rd] = (F[rs1] > F	(m2h 2 E(m1) :	
ence.i	î	Synch Instr & Data	Synchronizes writes to instruction							F[rs2]		
		37.161.11101.41.21111	stream		feq.s, feq.			Compare Float EQu		R[rd] = (F[rs1]		
al	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$		flt.s,flt.			Compare Float Less		$R[rd] = (F[rs1] \le F$		
alr	1	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$	3)	fle.s,fle.			Compare Float Less	s than or =	$R[rd] = (F[rs1] \le $		
b	1	Load Byte	R[rd] =	4)	fclass.s,f			Classify Type		R[rd] = class(F[rs	D	
			{56'bM[](7),M[R[rs1]+imm](7:0)}	19	fmv.s.x,fm	v.d.x	R	Move from Integer		F[rd] = R[rs1]		
.bu	1	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fmv.x.s,fm	v.x.d	R	Move to Integer		R[rd] = F[rs1]		
d	I	Load Doubleword	R[rd] = M[R[rs1]+imm](63:0)		fcvt.s.d			Convert from DP to		F[rd] = single(F[rs		
h	I	Load Halfword	R[rd] =	4)	fcvt.d.s			Convert from SP to		F[rd] = double(F[r		
			{48'bM[](15),M[R[rs1]+imm](15:0)}		fcvt.s.w,f	cvt.d.w		Convert from 32b I		F[rd] = float(R[rs]		
lhu	I	Load Halfword Unsigned	$R[rd] = \{48"b0,M[R[rs1]+imm](15:0)\}$		fcvt.s.l,f			Convert from 64b I		F[rd] = float(R[rs]		
lui	U	Load Upper Immediate	R[rd] = {32b'imm<31>, imm, 12'b0}	565	fcvt.s.wu,			Convert from 32b I				
lw	I	Load Word	R[rd] =	4)			R	Convert from 64b Int Unsigned				
lwu	1	Lord Wood Dodgood	{32'bM[](31),M[R[rs1]+imm](31:0)}	1.0	fcvt.w.s,f			Convert to 32b Inte		R[rd](31:0) = inte		
or	R	Load Word Unsigned OR	$R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$ R[rd] = R[rs1] R[rs2]		fcvt.1.s,f			Convert to 64b Inte		R[rd](63:0) = inte		
	I	OR Immediate	R[rd] = R[rs1] R[rs2] R[rd] = R[rs1] imm		fcvt.wu.s,			Convert to 32b Int		R[rd](31:0) = inte		
pp.	S	Store Byte			fcvt.lu.s,			Convert to 64b Int	Unsigned	R[rd](63:0) = inte	ger(F[rs1])	
ad.			M[R[rs1]+imm](7:0) = R[rs2](7:0)			nic Extension						
sa sh	S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)		amoadd.w,a	moadd.d	R	ADD		R[rd] = M[R[rs1]] M[R[rs1]] = M[R]	[rs1]] + R[rs2]	
sn sll,sllw	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	1.0	amoand.w,a	moand.d	R	AND		R[rd] = M[R[rs1]]		
alli,slliw	R	Shift Left (Word)	R[rd] = R[rs1] << R[rs2]	1)			R	MAXimum		M[R[rs1]] = M[R] R[rd] = M[R[rs1]]	[rs1]] & R[rs2]	
slli,slliw slt	I	Shift Left Immediate (Word)	R[rd] = R[rs1] << imm	1)	amomax.w,a					if (R[rs2] > M[R]rs	110 MfRfrs111 = Rfrs2	1
	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amomaxu.w,a	amomaxu.d	R	MAXimum Unsign	red	R[rd] = M[R[rs1]]	 	
slti sltiu	1	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0	2:	amomin.w.a	momin.d	R	MINimum		Rirdl = MIRical II.		
sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)				MINimum Unsigne		if (R[rs2] < M[R[rs R[rd] = M[R[rs1]].	[]]) M[R[rs1]] = R[rs2	3
situ sra,sraw	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amominu.w,a		K			if (RIrs21 < MIRIrs)	1]]) M[R[rs1]] = R[rs2	1
sra, sraw srai, sraiw	R	Shift Right Arithmetic (Word)		1,5)	amoor.w,am	oor.d	R	OR		R[rd] = M[R[rs1]] M[R[rs1]] = M[R]		
srai, sraiw srl. srlw		Shift Right Arith Imm (Word)			amoswap.w,	amoswap.d	R	SWAP		R[rd] = M[R]rd1	[rs1]] R[rs2] , M[R[rs1]] = R[rs2	1
	R	Shift Right (Word)	R[rd] = R[rs1] >> R[rs2]	1)	amoxor.w,a		R	XOR		R[rd] = M[R[rs1]]		
srli, srliw sub, subw	I	Shift Right Immediate (Word)	R[rd] = R[rs1] >> imm	1)				Load Reserved		M[R[rs1]] = M[R] R[rd] = M[R[rs1]]	[rs1]] ^ R[rs2]	
sub, subw	R	SUBtract (Word)	R[rd] = R[rs1] - R[rs2] $M(R[rs1] + rs2)(21.0) = R[rs2)(21.0)$	1)	lr.w,lr.d					reservation on M[R[rs1]]	
eor eor	R	Store Word XOR	M[R[rs1]+imm](31:0) = R[rs2](31:0)		sc.w,sc.d		R	Store Conditional		if reserved, M[R[i R[rd] = 0; else R[i	s1 = R[rs2],	
eor eori	R	XOR Immediate	$R[rd] = R[rs1] \land R[rs2]$ $R[rd] = R[rs1] \land imm$					Conditional		reput - o, ease Ki	mj I	
			ightmost 32 bits of a 64-bit registers		CORE INS	TRUCTION	F	DRMATS				
2) One	eration	n assumes unsigned integers (ir	ustead of 2's complement)		31		5		19 1	5 14 12	11 7	6
3) The	least	significant bit of the branch ad	dress in jalr is set to 0		R	funct7	_	rs2	rsl	funct3	rd	Opc
4) (sig	med) I	Load instructions extend the sign	m bit of data to fill the 64-bit register		î 🗀	imm[1	1:0		rsl	funct3	rd	Opc
5) Rep.	olicate	s the sign bit to fill in the leftm	ost bits of the result during right shift		s		1.0	rs2	rsl	funct3		
6) Mu	ltiply	with one operand signed and o	ne unsigned			imm[11:5]	_				imm[4:0]	opc
	E Singi F regi		on operation using the rightmost 32 bits	of a 64-		imm[12 10:5]	_	rs2	rsl	funct3	imm[4:1 11]	opc
			nich properties are true (e.g., -inf, -0,+0) +inf	U		_	imm[31:12]			rd	opc
8) Cla											rd	opc
	torm,			,	UJ		ımı	n[20 10:1 11 19:	12]		Iu	ope

Example Instruction: ADDI

- Each instruction in RV64I is encoded as a 32-bit word. Use opcode and funct code bits to determine the instruction.
- Use relevant bits to determine source and destination registers.
- Update the register file, the memory, and the program counter if necessary.

Testing

- Test cases are written in RISC-V assembly (.s files).
- Two test cases are provided:
 - add.s covering ADDI, the only implemented instruction for now.
 - fib.s, a program to compute the first few Fibonacci numbers.
- Write more tests to cover more instructions as you implement them.
 Pay attention to corner cases.
- Your submissions will be graded using a private suite of test cases.

Steps to do this project:

- 1. Find a partner (work in groups of 2)
- 2. Get code onto Nobel (you are expected to work on Nobel)
- 3. Read the project description
- 4. Read provided documents
- 5. Understand the provided template
- 6. Implement more instructions (post questions to ed)
- 7. Write more tests on those instructions (get help in office hours)
- 8. Goto step 6 unless all instructions implemented
- 9. Write more tests on corner cases
- 10. Fill in Partners.md
- 11. Submit on canvas (Due Oct 3 at 6pm)

Appendix: Tips on Infrastructure Setup

Develop on the Nobel Machine

- Connect to Nobel via SSH following <u>OIT guides</u>.
 - VPN required from off-campus.
 - Want to skip duo or password when logging in? More tricks <u>here</u>.
- Most IDEs allow you to develop on remote clusters easily
 - e.g. "Remote SSH" extension on VS Code. See <u>this article</u> for more information.
- Useful commands:
 - ssh netId@nobel.princeton.edu for connecting to Nobel
 - scp localfile netId@nobel.princeton.edu:/path/to/dest for copying a local file to Nobel
- Bash setup: Can add the following lines to .bashrc on Nobel
 - PS1="\u@\h \w \$ " for making the prompt more informative
 - alias Is='Is --color' differentiates dirs and files when you run Is

Collaboration

- Use <u>Git and Github</u> to collaborate & sync code between different machines.
 - <u>Create</u> a new **PRIVATE** repository on Github. Do not make project code public. <u>Add project files</u> to the repository.
 - You can then <u>clone</u> the repo on multiple machines and directories (e.g. your computer, your home dir on Nobel, and your partner's home dir on Nobel). Commit and push after making changes, pull to incorporate remote changes to the local clone.
 - You may need a Personal Access Token (PAT) for Github authentication. More info here.
- It's easy to work with Git in IDEs as well: e.g. Git in VS Code. It can perform Github authentication as well.
- VS Code <u>Live Share</u> is a useful extension for real time collaboration.

Please fill out ICQ Form here!

