

Project 1: A RISC-V Functional Simulator


(Due Oct 3 at 6pm)

Functional Simulation



- “Simulates” what (not how) a RISC-V computer would respond to a given program.
- Useful for assessing an ISA’s functionality before any hardware implementations.
- Also useful in production, for example when emulating old hardware.
- Project 2 will be a cycle-accurate simulator building upon this functional simulator.

Simulator Overview



- No advanced C++ features needed: you may write in C style.
- A provided template already implements one instruction (ADDI).
- You are expected to work on the Nobel cluster.

Instructions to Implement

- A subset of RV64I (those bounded in red in the RISC-V green sheet).
- This green sheet is taken from the first edition of the textbook.
- A separate orange sheet details each instruction to implement, including any caveats.


RISC-V				Reference Data	①	ARITHMETIC CORE INSTRUCTION SET				②	
RV64I BASE INTEGER INSTRUCTIONS, in alphabetical order						RV64M Multiplex Extension					
MNEMONIC	FMT	NAME	DESCRIPTION (in Verilog)	NOTE		MNEMONIC	FMT NAME	DESCRIPTION (in Verilog)	NOTE		
add, addw	R	ADD (Word)	$R[d] = R[rs1] + R[rs2]$	1)		mul, mulw	R	MULiply (Word)	$R[d] = (R[rs1] * R[rs2]) \& 0x3$	1)	
addi, addiw	I	ADD Immediate (Word)	$R[d] = R[rs1] + \text{imm}$	1)		mulh	R	MULiply upper Half	$R[d] = (R[rs1] * R[rs2]) \gg 16$	1)	
and	R	AND	$R[d] = R[rs1] \& R[rs2]$			mulhsu	R	MULiply upper Half Sign	$R[d] = (R[rs1] * R[rs2]) \gg 16$	6)	
andi	I	AND Immediate	$R[d] = R[rs1] \& \text{imm}$			mulhu	R	MULiply upper Half	$R[d] = (R[rs1] * R[rs2]) \gg 16$	2)	
auipc	I	Add Upper Immediate to PC	$R[d] = \text{PC} + (\text{imm}, 12\text{b})$			div, divw	R	DIVide (Word)	$R[d] = (R[rs1] / R[rs2])$	1)	
beq	SB	Branch Equal	$\text{if}(R[rs1] == R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$			divu	R	DIVide Unsigned	$R[d] = (R[rs1] / R[rs2])$	2)	
bge	SB	Branch Greater than or Equal	$\text{if}(R[rs1] \geq R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$			rem, remw	R	REMainder (Word)	$R[d] = (R[rs1] \% R[rs2])$	1)	
bgeu	SB	Branch \geq Unsigned	$\text{if}(R[rs1] \geq R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$	2)		remu, remuw	R	REMainder Unsigned (Word)	$R[d] = (R[rs1] \% R[rs2])$	1,2)	
blt	SB	Branch Less Than	$\text{if}(R[rs1] < R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$			RV64F and RV64D Floating-Point Extensions					
bltu	SB	Branch Less Than Unsigned	$\text{if}(R[rs1] < R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$	2)		fld, fldw	I	Load (Word)	$F[d] = M[R[rs1] + \text{imm}]$	1)	
bne	SB	Branch Not Equal	$\text{if}(R[rs1] \neq R[rs2])$ $\text{PC} = \text{PC} + (\text{imm}, 1\text{b})$			fadd, faddw	S	Store (Word)	$M[R[rs1] + \text{imm}] = F[d]$	1)	
csrrw	I	Cont./Stat.RegRead&Clear	$R[d] = \text{CSR} \& \text{CSR} = \text{CSR} \& \sim R[rs1]$			fadd.s, fadd.d	R	ADD	$F[d] = F[rs1] + F[rs2]$	7)	
csrrwi	I	Cont./Stat.RegRead&Set	$R[d] = \text{CSR}; \text{CSR} = \text{CSR} R[rs1]$			fsub.s, fsub.d	R	SUBtract	$F[d] = F[rs1] - F[rs2]$	7)	
csrrli	I	Cont./Stat.RegRead&Set	$R[d] = \text{CSR}; \text{CSR} = \text{CSR} \text{imm}$			fmul.s, fmul.d	R	MULiply	$F[d] = F[rs1] * F[rs2]$	7)	
csrrwi	I	Cont./Stat.RegRead&Write	$R[d] = \text{CSR}; \text{CSR} = R[rs1]$			fdv.s, fdv.d	R	DIVide	$F[d] = F[rs1] / F[rs2]$	7)	
csrrwi	I	Cont./Stat.RegRead&Write	$R[d] = \text{CSR}; \text{CSR} = \text{imm}$			fsqrt.s, fsqrt.d	R	SQuare Root	$F[d] = \sqrt{F[rs1]}$	7)	
ebreak	I	Environment BREAK	Transfer control to debugger			fmsadd.s, fmsadd.d	R	Multiply-ADD	$F[d] = F[rs1] * F[rs2] + F[rs3]$	7)	
ecall	I	Environment CALL	Transfer control to operating system			fmsub.s, fmsub.d	R	Multiply-SUBtract	$F[d] = F[rs1] * F[rs2] - F[rs3]$	7)	
fence	I	Synch thread	Synchronizes threads			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
fence.i	I	Synch Instr & Data streams	Synchronizes writes to instruction stream			fmsadd.s, fmsadd.d	R	Negative Multiply-ADD	$F[d] = -F[rs1] * F[rs2] + F[rs3]$	7)	
jal	IJ	Jump & Link	$R[d] = \text{PC} + 4; \text{PC} = \text{PC} + (\text{imm}, 1\text{b})$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
jalr	I	Jump & Link Register	$R[d] = \text{PC} + 4; \text{PC} = R[rs1] + \text{imm}$	3)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
lb	I	Load Byte	$R[d] = M[R[rs1]] \ll R[rs2]$	4)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
lbu	I	Load Byte Unsigned	$R[d] = M[R[rs1]] \ll R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
ld	I	Load Doubleword	$R[d] = M[R[rs1]] \ll R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
ldh	I	Load Halfword	$R[d] = M[R[rs1]] \ll R[rs2]$	4)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
ldhu	I	Load Halfword Unsigned	$R[d] = M[R[rs1]] \ll R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
lui	I	Load Upper Immediate	$R[d] = (\text{imm} \gg 12) \ll R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
lw	I	Load Word	$R[d] = M[R[rs1]] \ll R[rs2]$	4)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
lwi	I	Load Word Unsigned	$R[d] = M[R[rs1]] \ll R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
or	R	OR	$R[d] = R[rs1] R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
ori	I	OR Immediate	$R[d] = R[rs1] \text{imm}$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sb	I	Store Byte	$M[R[rs1] + \text{imm}] = R[rs2] \ll R[rs3]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sdb	I	Store Doubleword	$M[R[rs1] + \text{imm}] = R[rs2] \ll R[rs3]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sh	I	Store Halfword	$M[R[rs1] + \text{imm}] = R[rs2] \ll R[rs3]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sll, sllw	R	Shift Left (Word)	$R[d] = R[rs1] \ll R[rs2]$	1)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
slli, slliw	I	Shift Left Immediate (Word)	$R[d] = R[rs1] \ll \text{imm}$	1)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
slt	I	R Set Less Than	$R[d] = (R[rs1] < R[rs2]) ? 1 : 0$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
slti	I	R Set Less Than Immediate	$R[d] = (R[rs1] < \text{imm}) ? 1 : 0$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sltiu	I	R Set Less Than Immediate Unsigned	$R[d] = (R[rs1] < \text{imm}) ? 1 : 0$	2)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sltu	I	R Set Less Than Unsigned	$R[d] = (R[rs1] < R[rs2]) ? 1 : 0$	2)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sra, sraw	R	Shift Right Arithmetic (Word)	$R[d] = R[rs1] \gg R[rs2]$	1,5)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
srai, srawi	I	Shift Right Arithmetic (Word)	$R[d] = R[rs1] \gg \text{imm}$	1,5)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
srl, srlw	R	Shift Right (Word)	$R[d] = R[rs1] \gg R[rs2]$	1)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
srli, srlwi	I	Shift Right Immediate (Word)	$R[d] = R[rs1] \gg \text{imm}$	1)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sub, subw	R	SUBtract (Word)	$R[d] = R[rs1] - R[rs2]$	1)		fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
sw	I	Store Word	$M[R[rs1] + \text{imm}] = R[rs2] \ll R[rs3]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
xor	R	XOR	$R[d] = R[rs1] \oplus R[rs2]$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
xori	I	XOR Immediate	$R[d] = R[rs1] \oplus \text{imm}$			fmsub.s, fmsub.d	R	Negative Multiply-SUBtract	$F[d] = -F[rs1] * F[rs2] - F[rs3]$	7)	
Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers						CORE INSTRUCTION FORMATS					
2) Operation assumes unsigned integers (instead of 2's complement)						31 27 26 25 24 20 19 15 14 12 11 7 6 0					
3) The least significant bit of the branch address in jalr is set to 0						R					
4) (signed) Load instructions extend the sign bit of data to fill the 64-bit register						I					
5) Replicates the sign bit to fill in the leftmost bits of the result during right shift						S					
6) Multiply with one operand signed and one unsigned						SB					
7) The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register						U					
8) Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf, denorm, ...)						UJ					
9) Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location											
The immediate field is sign-extended in RISC-V											

Example Instruction: ADDI

- Each instruction in RV64I is encoded as a 32-bit word. Use opcode and funct code bits to determine the instruction.
- Use relevant bits to determine source and destination registers.
- Update the register file, the memory, and the program counter if necessary.

* ADDI

- Summary : Add constant
- Assembly : `addi rd, rs1, imm`
- Semantics : $R[rd] = R[rs1] + \text{sext64}(imm)$
- Format : I-type, I-immediate



Testing

- Test cases are written in RISC-V assembly (.s files).
- Two test cases are provided:
 - add.s covering ADDI, the only implemented instruction for now.
 - fib.s, a program to compute the first few Fibonacci numbers.
- Write more tests to cover more instructions as you implement them.
Pay attention to corner cases.
- Your submissions will be graded using a private suite of test cases.

Steps to do this project:

1. Find a partner (work in groups of 2)
2. Get code onto Nobel (you are expected to work on Nobel)
3. Read the project description
4. Read provided documents
5. Understand the provided template
6. Implement more instructions (post questions to ed)
7. Write more tests on those instructions (get help in office hours)
8. Goto step 6 unless all instructions implemented
9. Write more tests on corner cases
10. Fill in Partners.md
11. Submit on canvas (Due Oct 3 at 6pm)

Appendix: Tips on Infrastructure Setup

Develop on the Nobel Machine

- Connect to Nobel via SSH following [OIT guides](#).
 - [VPN](#) required from off-campus.
 - Want to skip duo or password when logging in? More tricks [here](#).
- Most IDEs allow you to develop on remote clusters easily
 - e.g. “Remote - SSH” extension on VS Code. See [this article](#) for more information.
- Useful commands:
 - **ssh netld@nobel.princeton.edu** for connecting to Nobel
 - **scp localfile netld@nobel.princeton.edu:/path/to/dest** for copying a local file to Nobel
- Bash setup: Can add the following lines to .bashrc on Nobel
 - **PS1="\u@\h \w \$ "** for making the prompt more informative
 - **alias ls='ls --color'** differentiates dirs and files when you run **ls**

Collaboration

- Use [Git and Github](#) to collaborate & sync code between different machines.
 - [Create](#) a new **PRIVATE** repository on Github. Do not make project code public. [Add project files](#) to the repository.
 - You can then [clone](#) the repo on multiple machines and directories (e.g. your computer, your home dir on Nobel, and your partner's home dir on Nobel). Commit and push after making changes, pull to incorporate remote changes to the local clone.
 - You may need a Personal Access Token (PAT) for Github authentication. More info [here](#).
- It's easy to work with Git in IDEs as well: e.g. [Git in VS Code](#). It can perform Github authentication as well.
- VS Code [Live Share](#) is a useful extension for real time collaboration.

Please fill out ICQ Form here!



<https://tinyurl.com/Fa25ICQ>