

hazel_skylake/phase1_v2: hit-latency box plots, DRAM (footprint=512 MiB)
(Phase I timing-only, auto pipeline)

