

hazel_turin: miss/next-level latency, LLC_to_DRAM
target=32 MiB, evict-set=512 MiB
(Phase I timing-only, auto pipeline)

