

ELEX 7660: Lab 2

Matrix Keypad Decoder

Nicholas Huttemann 25/01/2019 Set: T

Table of Contents

1	Mo	dules	. 3		
	1.1	Top level lab2.sv	. 3		
	1.2	Colseq	. 5		
	1.3	Kpdecode	. 5		
	1.4	Decode7	. 6		
	1.5	Simulation Results	.7		
2	RT	L Diagrams	.7		
	2.1	Top Level	.7		
	2.2	Colseq	. 8		
	2.3	Kpdecode	. 8		
	2.4	Decode7	. 9		
3	Cor	mpilation Summary	. 9		
Т	able	of Figures			
Fi	Figure 1: Simulation Results				
F	Figure 2: Top level diagram lab2.sv7				
Fi	igure 3: colseq.sv diagram				
Fi	Figure 4: kpdecode.sv diagram8				
F	Figure 5: decode7.sv diagram9				
F	Figure 6: Compilation Summary9				

1 Modules

1.1 Top level lab2.sv

```
// ELEX 7660 ELEX 7660 201710 Lab2
// 4x4 keypad decoder and LED display
// Ed.Casas 2017-1-11
module lab2 ( output logic [3:0] kpc, // column select, active-low
               (* altera attribute = "-name WEAK PULL UP RESISTOR ON" *)
              input logic [3:0] kpr, // rows, active-low w/ pull-ups
output logic [7:0] leds, // active-low LED segments
              output logic [3:0] ct, // " digit enables
              input logic reset n, CLOCK 50 ) ;
   logic clk ;
                                 // 2kHz clock for keypad scanning
   logic kphit ;
                                // a key is pressed
   logic [3:0] num ;
                                 // value of pressed key
   assign ct = { \{3\{1'b0\}\}\}, kphit };
   pll pll0 ( .inclk0(CLOCK 50), .c0(clk) );
   colseq
             colseq 0 (.*);
   kpdecode kpdecode 0 (.*);
   decode7 \overline{0} (.*);
endmodule
// megafunction wizard: %ALTPLL%
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ...
module pll ( inclk0, c0);
        input
                 inclk0;
        output
                 c0;
        wire [0:0] sub wire2 = 1'h0;
        wire [4:0] sub wire3;
        wire sub wire0 = inclk0;
        wire [1:0] sub wire1 = {sub wire2, sub wire0};
        wire [0:0] sub wire4 = sub wire3[0:0];
        wire c0 = sub wire4;
        altpll altpll component ( .inclk (sub wire1), .clk
           (sub wire3), .activeclock (), .areset (1'b0), .clkbad
           (), .clkena ({6{1'b1}}), .clkloss (), .clkswitch
          (1'b0), .configupdate (1'b0), .enable0 (), .enable1 (),
          .extclk (), .extclkena (\{4\{1'b1\}\}\), .fbin (1'b1),
          .fbmimicbidir (), .fbout (), .fref (), .icdrclk (),
          .locked (), .pfdena (1'b1), .phasecounterselect
           ({4{1'b1}}), .phasedone (), .phasestep (1'b1),
          .phaseupdown (1'b1), .pllena (1'b1), .scanaclr (1'b0),
          .scanclk (1'b0), .scanclkena (1'b1), .scandata (1'b0),
          .scandataout (), .scandone (), .scanread (1'b0),
          .scanwrite (1'b0), .sclkout0 (), .sclkout1 (),
          .vcooverrange (), .vcounderrange ());
```

defparam

```
altpll component.bandwidth type = "AUTO",
altpl1 component.clk0 divide by = 25000,
altpll component.clk0 duty cycle = 50,
altpll component.clk0 multiply by = 1,
altpll component.clk0 phase shift = "0",
altpll_component.compensate clock = "CLKO",
altpll component.inclk0 input frequency = 20000,
altpll_component.intended_device_family = "Cyclone IV E",
altpll_component.lpm_hint = "CBX MODULE PREFIX=lab1clk",
altpll component.lpm type = "altpll",
altpll component.operation mode = "NORMAL",
altpll component.pll type = "AUTO",
altpll_component.port_activeclock = "PORT UNUSED",
altpll_component.port_areset = "PORT_UNUSED",
altpll component.port clkbad0 = "PORT UNUSED"
altpll component.port clkbad1 = "PORT UNUSED",
altpll component.port clkloss = "PORT UNUSED",
altpll component.port clkswitch = "PORT UNUSED",
altpll component.port configupdate = "PORT UNUSED",
altpll_component.port fbin = "PORT UNUSED"
altpll_component.port_inclk0 = "PORT_USED"
altpll_component.port_inclk1 = "PORT_UNUSED",
altpll_component.port locked = "PORT UNUSED",
altpll component.port pfdena = "PORT UNUSED",
altpll component.port phasecounterselect = "PORT UNUSED",
altpll_component.port_phasedone = "PORT UNUSED",
altpll_component.port phasestep = "PORT UNUSED"
altpll_component.port_phaseupdown = "PORT_UNUSED",
altpll component.port pllena = "PORT UNUSED",
altpll component.port scanaclr = "PORT UNUSED",
altpll component.port scanclk = "PORT UNUSED",
altpll component.port scanclkena = "PORT UNUSED",
altpll_component.port scandata = "PORT UNUSED",
altpll_component.port scandataout = "PORT UNUSED",
altpll_component.port_scandone = "PORT UNUSED",
altpll_component.port_scanread = "PORT UNUSED"
altpll component.port scanwrite = "PORT UNUSED",
altpll component.port clk0 = "PORT USED",
altpll_component.port clk1 = "PORT UNUSED"
altpll_component.port clk2 = "PORT UNUSED",
altpl1_component.port_clk3 = "PORT UNUSED",
altpll_component.port_clk4 = "PORT_UNUSED",
altpll component.port clk5 = "PORT UNUSED",
altpll component.port clkena0 = "PORT UNUSED",
altpll component.port clkena1 = "PORT UNUSED",
altpll component.port clkena2 = "PORT UNUSED",
altpll component.port clkena3 = "PORT UNUSED"
altpll_component.port clkena4 = "PORT UNUSED"
altpll component.port clkena5 = "PORT UNUSED"
altpll_component.port extclk0 = "PORT UNUSED",
altpll component.port extclk1 = "PORT UNUSED",
altpll component.port extclk2 = "PORT UNUSED",
altpll component.port extclk3 = "PORT UNUSED",
altpll component.width clock = 5;
```

endmodule

1.2 Colseq

```
// colseq.sv - ELEX 7660 - Sequentially pulls each column of the keypad low until a
matching keypress is detected.
// Nicholas Huttemann 2018-01-22
module colseq (input logic [3:0] kpr ,
               input logic clk, reset n,
               output logic [3:0] kpc = 'b0111);
// The four states corresponding to each column
int states [4] = '{'b0111, 'b1011, 'b1101, 'b1110};
logic [1:0] state = 0;
logic hold;
always comb
      if (kpr == 'b1111)
                                // If there was a keypress, hold
            hold \leq 0;
      else
            hold <= 1;
always_ff @ (posedge clk, negedge reset n) begin
      if (~reset n)
            kpc <= 'b0111;
      else
            if (~hold) begin
                                       // If not holding, cycle through the columns
                  kpc = states[state];
                  if (state == 3)
                        state = 0;
                  else
                        state++;
            end
end
endmodule
```

1.3 Kpdecode

```
// kpdecode.sv - ELEX 7660 - Given the detected row ('kpr') and column ('kpc')
location of a press on the keypad,
// set 'num' to the decoded key value and drive the 7-segment with 'kphit'.
// Nicholas Huttemann 2018-01-25
module kpdecode (input logic [3:0] kpc,
                       input logic [3:0] kpr,
                       output logic [3:0] num,
                       output logic kphit);
// Define a virtual keypad as a 2D array. Changed from int to logic.
logic [3:0] keypad [4][4] = '{'{1,2,3,10},
                              '{4,5,6,11},
                              '{7,8,9,12},
                              '{14,0,15,13}};
logic [1:0] row;
logic [1:0] col;
always comb begin
```

```
if (kpr != 'b1111) begin // A key has been pressed, determine its value
            kphit = 1;
                                           // Which column was detected?
            case (kpc)
                  b0111 : col = 0;
                  b1011 : col = 1;
                  b1101 : col = 2;
                  b11110 : col = 3;
                  default: col = 0;
            endcase
                                          // Which row was detected?
            case (kpr)
                  b0111 : row = 0;
                  b1011 : row = 1;
                  b1101 : row = 2;
                  b11110 : row = 3;
                  default: row = 0;
            endcase
      end
      else begin
                                          // No key was pressed
            kphit = 0;
            row = 0;
            col = 0;
      end
                                          // The decoded value is located in
      num = keypad[row][col];
'keypad' at the detected row and column index.
end
endmodule
1.4 Decode7
// decode7.sv - ELEX 7660 - Converts 'num', an integer 0 - 15, into an 8-bit vector
'leds' that will light up corresponding segments on a 7-segment LED.
// Nicholas Huttemann 2018-01-22
module decode7 ( input logic [3:0] num,
                output logic [7:0] leds);
always comb
      case (num)
            0 : leds = 8'b11000000;
            1 : leds = 8'b11111001;
            2 : leds = 8'b10100100;
            3 : leds = 8'b10110000;
            4 : leds = 8'b10011001;
            5 : leds = 8'b10010010;
            6 : leds = 8'b10000010;
            7 : leds = 8'b111111000;
            8 : leds = 8'b10000000;
            9 : leds = 8'b10010000;
          4'ha: leds = 8'b10001000;
          4'hb: leds = 8'b10000011;
          4'hc: leds = 8'b11000110;
          4'hd: leds = 8'b10100001;
          4'he: leds = 8'b10000110;
          4'hf: leds = 8'b10001110;
```

default: leds = 8'b11000000;

endcase

endmodule

1.5 Simulation Results

```
on reset kpc = 0111 (should be 0111)
          0 => num 1 (should be 1)
1 => led f9 (should be f9)
PASS: key 0 => num
PASS: num
PASS: key
           1 => num 2 (should be 2)
PASS: num
           2 => led a4 (should be a4)
PASS: key
           2 => num 3 (should be 3)
PASS: num
           3 => led b0 (should be b0)
PASS: key
           3 => num a (should be a)
PASS: num 10 => led 88 (should be 88)
PASS: key 4 \Rightarrow num + 4 (should be 4)
PASS: num
           4 => led 99 (should be 99)
PASS: key
           5 => num 5 (should be 5)
PASS: num
           5 => led 92 (should be 92)
PASS: key
           6 => num 6 (should be 6)
PASS: num
           6 => led 82 (should be 82)
PASS: key
           7 => num b (should be
PASS: num 11 => led 83 (should be 83)
PASS: key 8 => num
                        (should be
PASS: num
           7 => led f8 (should be f8)
PASS: key 9 => num 8 (should be 8)
PASS: num 8 => led 80 (should be 80)
PASS: key 10 => num 9 (should be 9)
PASS: num 9 => led 90 (should be 90)
PASS: key 11 => num c (should be c)
PASS: num 12 => led c6 (should be c6)
PASS: key 12 => num e (should be e)
PASS: num 14 => led 86 (should be 86)
PASS: key 13 => num 0 (should be 0)
PASS: num 0 => led c0 (should be c0)
PASS: key 14 => num f (should be f)
PASS: num 15 => led 8e (should be 8e)
PASS: key 15 => num d (should be d)
PASS: num 13 => led al (should be al)
                 : C:/Users/A00920439/Desktop/Lab2/lab2 tb.sv(110)
  Note: $stop
   Time: 113500 ns Iteration: 1 Instance: /lab2_tb
Break in Module lab2_tb at C:/Users/A00920439/Desktop/Lab2/lab2_tb.sv line 110
```

Figure 1: Simulation Results

2 RTL Diagrams

2.1 Top Level




Figure 2: Top level diagram lab2.sv

2.2 Colseq




Figure 3: colseq.sv diagram

2.3 Kpdecode




Figure 4: kpdecode.sv diagram

2.4 Decode7




Figure 5: decode7.sv diagram

3 Compilation Summary

Flow Status	Successful - Fri Jan 25 09:56:33 2019
Quartus Prime Version	18.0.0 Build 614 04/24/2018 SJ Lite Edition
Revision Name	lab2
Top-level Entity Name	lab2
Family	Cyclone IV E
Device	EP4CE22F17C6
Timing Models	Final
Total logic elements	18 / 22,320 (< 1 %)
Total registers	4
Total pins	22 / 154 (14 %)
Total virtual pins	0
Total memory bits	0 / 608,256 (0 %)
Embedded Multiplier 9-bit elements	0 / 132 (0 %)
Total PLLs	1 / 4 (25 %)

Figure 6: Compilation Summary