Nick Ji: A18060321

Josue Galindo: A18097946

ECE 25

Section: A53

Wednesday, 3p - 6p, WLH 2211

# **Lab 5: A calculator in action**

## Introduction:

The purpose of this lab experiment is to build a calculator that inputs numbers from the Sony TV Remote on the 7-segment display which adds another number when inputted again, using the results from the previous labs.

## **Procedure:**

- 1. Open the given file lab5top.v.
- 2. Cascade the full adder from lab 2 to make a 4-bit adder.
- 3. To do so, consecutively connect the carry output from each FA to the next one.
- 4. The result bits from each FA will be a bit for the 4-bit number we need.
- 5. Write the simulation code for 4 FAs together forming a 4-bit adder.
- 6. Assign 4 bit numbers directly to the inputs and observe the results of simulation.
- 7. Edit the given file lab5top.v to match the modules from the previous labs.
- 8. Verify the correctness of the edited lab5top.v with a TA, simulation is optional.
- 9. Load the project into a BASYS3 board.
- 10. On a breadboard, power the Pin 3 of the IR receiver with a 5 V DC source.
- 11. Connect a 51k Ohm resistor from Pin 1 to the ground.
- 12. Connect the oscilloscope to the output of the chip, which is Pin 1.
- 13. Connect a wire from Pin 1 to where the data is mapped on the BASYS3 board.
- 14. Connect Pin 2 to the ground.
- 15. Ground the BASYS3 board.
- 16. Set up the function generator to have 3.9 kHz and 3.3 V peak to peak value.
- 17. Connect the function generator input to where clk is mapped.
- 18. Check out with a TA.
- 19. Briefly describe the circuit and what happens when a button is pressed on the remote and it happens in the circuit.

# Circuit (Receiver):




Figure 1. Receiver Circuit (Top View)




Figure 2. Receiver Circuit (Front View)

#### Data:

```
`timescale lns / lps
3
         module lab5shift(
         input startBit,
4
         input oneBit,
6
         input zeroBit,
         input clk,
8
         input reset,
         output reg [11:0] outReg
10
         );
11
         // position 11 holds the oldest bit, position 0 holds the newest
12
13
         reg [11:0] shiftReg;
     O integer cnt = 0;
14
15
16 🖯
         // always
17
         '// - this is one of the two ways to start a procedural assignment block, which means that code is
18
         // - notice that in all the previous code you wrote, all the connections are built at the same tim
19
         // - the other way is to use "initial", which you used in the simulation file.
20
         // - "initial" only runs once, but "always" can be triggered multiple times by @(signal)
21 🖨
         /// - Here, the code is triggered by a rising edge (posedge) of the clock signal.
     O always @(posedge clk)
22
23
         begin
24 🖨
             // if ... else ...
25
                 - this part is just like C, where the following code is triggered if the conditions are tru
```

```
// - this part is just like C, where the following code is triggered if the conditions
25
26
             // 12'h000
27
             // - This is the way to represeent constant in verilog. It is in the format of
28
                 - bit number'number format number contents
29 🖨
             // - So Here, 12'h000 means a 12 bit long hexadecimal number which equals to 0.
30 ;
            if (reset) shiftReg[11:0] = 12'h000;
    0
31
             else if (startBit)
32
33
             begin
     0
                 shiftReg <= 12'h000; // ?????
34
     0
                 cnt <= 12;
35
             end
36
             else if (zeroBit)
37
             begin
38 🖨
                 // decoderWord[11:0] = {decoderWord[10:0], 1'b0};
39
                 // - By this code, we mean the same thing as assign 12 pins at the same time.
                 // - But insead of using it directly from a longer signal, we construct a signal wit
40
41 🖨
                 // - this is a easy way to construct a shift reg
42
                 shiftReg[11:0] <= {shiftReg[10:0], 1'b0};
     0
                 cnt <= cnt - 1;</pre>
44
            end
     0
45
            else if (oneBit)
46
             begin
     0
47
                 shiftReg[11:0] <= {shiftReg[10:0], 1'b1}; // ?????
48
     0
                 cnt <= cnt - 1:
49
50
     0
             if(cnt == 0) outReg = shiftReg; // we use count(cnt) so that the output is only changed
51
52
53
         endmodule
```

Figure 3. lab5shift.v

```
sim5.v
        x lab5shift.v
                         top5.v
                                 × Untitled 2
C:/Users/nickj/Downloads/ECE 25 Prelab 5/ECE 25 Prelab 5.srcs/sources_1/new/top5.v
                              1
2 🖯
    module top5(input data, input clk, input en, input reset, output [11:0]outReg);
3
4
        wire startbit, onebit, zerobit;
5
        topmodule top4(data, clk, en, reset, startbit, onebit, zerobit);
6
        lab5shift shift5(startbit, onebit, zerobit, clk, reset, outReg[11:0]);
8
    endmodule
9
```

Figure 4. Lab 5 Top Module

```
Project Summary × sim5.v × lab5shift.v × top5.v ×
C:/Users/nickj/Downloads/ECE 25 Prelab 5/ECE 25 Prelab 5.srcs/sim_1/new/sim5.v
Q | 🛗 | ♠ | → | ¾ | 🖺 | 🖍 | // | 🖩 | ♀
     `timescale lns / lps
                                                                                    #10 data = 0:
                                                                         44
                                                                                    #10 data = 1;
3 ⊡ module sim5():
                                                                         45
                                                                                    #10 data = 0:
                                                                         46
                                                                                    #10 data = 0:
         reg data, clk, en, reset;
                                                                         47
                                                                                    #10 data = 0:
         wire [11:0]outReg;
                                                                         48
                                                                                    #10 data = 0;
         top5 t5(data, clk, en, reset, outReg[11:0]);
                                                                         49
                                                                                    #10 data = 1:
                                                                         50
                                                                                    #10 data = 0;
         always #5 clk = ~clk;
                                                                                    #10 data = 0;
10
                                                                         51
11
                                                                         52
                                                                                    #10 data = 0;
12 🖯
         initial
                                                                         53
                                                                                    #10 data = 0;
         begin
                                                                         54
                                                                                    #10 data = 1;
                                                                         55
                                                                                    #10 data = 0;
15
         #5 reset = 1; en = 1;
                                                                         56
                                                                                    #10 data = 0;
16
         #10 reset = 0; clk = 0; data = 0;
                                                                         57
                                                                                    #10 data = 1;
          // Start bit
                                                                         58
                                                                                    #10 data = 0;
         #10 data = 1;
18
                                                                         59
                                                                                    #10 data = 0;
19
         #10 data = 0;
                                                                         60
                                                                                    #10 data = 1;
         #10 data = 0;
                                                                         61
                                                                                    #10 data = 0;
         #10 data = 0;
                                                                                    #10 data = 0;
22
         #10 data = 0;
                                                                                    #10 data = 0;
23
         #10 data = 0;
                                                                                    #10 data = 0;
2.4
         #10 data = 0:
                                                                                    #10 data = 1;
25
         #10 data = 0;
26
                                                                                    #10 data = 0;
         #10 data = 0;
         #10 data = 0;
                                                                                    #10 data = 0;
         #10 data = 1;
                                                                                    #10 data = 0;
29
          // One and Zero bits
                                                                                    #10 data = 0;
30
         #10 data = 1:
                                                                                    #10 data = 1;
         #10 data = 0:
                                                                          71
                                                                                    #10 data = 0;
         #10 data = 0;
                                                                                    #10 data = 0;
33
         #10 data = 0;
                                                                         73
                                                                                    #10 data = 1;
         #10 data = 0;
                                                                                    #10 data = 0;
35
         #10 data = 1;
                                                                          75
                                                                                    #10 data = 0;
36
         #10 data = 0;
                                                                                    #10 data = 0;
37
         #10 data = 0;
                                                                                    #10 data = 0;
38
         #10 data = 1;
                                                                                   #10 data = 1;
39
         #10 data = 0;
                                                                          79
40
         #10 data = 0;
41
                                                                         80 🖹
                                                                                   end
         #10 data = 1;
         #10 data = 0;
                                                                         81 🚊
                                                                                endmodule
          #10 data = 0;
```

Figure 5. Lab 5 Top Module Simulation Code




Figure 6. Lab 5 Top Module Simulation

```
4BitAdder.v
          × FourBitAdderSim.v × Untitled 9 ×
C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/4BitAdder.v
     □ △ △ △ □ □ □ ∨ // □ □
 2 

□ module FourBitAdder( input [3:0]a, input [3:0]b, output [3:0]sum, output cout );
 3
 4
        wire [3:0]carry;
 5
 6
         full_adder fa0(a[0], b[0], 0, sum[0], carry[0]);
         full_adder fal(a[1], b[1], carry[0], sum[1], carry[1]);
 8
         full_adder fa2(a[2], b[2], carry[1], sum[2], carry[2]);
 9
         full adder fa3(a[3], b[3], carry[2], sum[3], cout);
10
11 @ endmodule
12
```

Figure 7. 4-Bit Adder Module

```
× FourBitAdderSim.v × lab5top.v × comb_logic.v
                                                            × Untitl
4BitAdder.v
C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sim_1/new/FourBitAdderSim.v
                 X ■ X // ■ Q
         timescale 1ns / 1ps
 1
 2
 3 🖨
         module FourBitAdderSim();
 4
 5
            reg [3:0]a;
 6
            reg [3:0]b;
 7
             reg [3:0]carry;
 8
             wire [3:0] sum;
 9
10
            FourBitAdder fba0(a[3:0], b[3:0], sum[3:0]);
11 !
12 🖯
            initial
13 😓
            begin
14 ¦ O
             a = 4'b1111; b = 4'b0001;
15 🛆
             end
16
17 🖨
         endmodule
18
```

Figure 8. 4-Bit Adder Sim Code




Figure 9. 4-Bit Adder Simulation

```
4BitAdder.v
            × FourBitAdderSim.v
                                × Untitled 9
C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sim_1/new/FourBitAdderSim.v
                   1
         `timescale 1ns / 1ps
 2
 3 🖨
         module FourBitAdderSim();
 4
 5
             reg [3:0]a;
             reg [3:0]b;
 7
             reg [3:0]carry;
 8
             wire [3:0] sum;
             wire cout;
10
11
            FourBitAdder fba0(a[3:0], b[3:0], sum[3:0], cout);
12
13 🖨
            initial
14 👨
            begin
15
            a = 4'b1111; b = 4'b0001;
16 🖨
             end
17
18 🖨
         endmodule
19
```

Figure 10. 4-Bit Adder Sim Code W/ Carryout Case 1




Figure 11. 4-Bit Adder Sim W/ Carryout Case 1

```
4BitAdder.v × FourBitAdderSim.v × Untitled 10 ×
C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sim_1/new/FourBitAdderSim.v
Q,
     ■ ★ ★ X ■ ■ X // ■ Q
 1
         timescale 1ns / 1ps
 2
 3 🖨
         module FourBitAdderSim();
 4
             reg [3:0]a;
 6
             reg [3:0]b;
             reg [3:0]carry;
 8
             wire [3:0] sum;
 9
             wire cout;
10
11
            FourBitAdder fba0(a[3:0], b[3:0], sum[3:0], cout);
12
13 😓
            initial
14 🖯
            begin
15
             a = 4'b0111; b = 4'b0001;
16 🖨
             end
17
18 🖨
         endmodule
19
```

Figure 12. 4-Bit Adder Sim Code W/ Carryout Case 2




Figure 13. 4-Bit Adder Sim W/ Carryout Case 2

```
Project Summary × Schematic × lab5top.v × converter.v × comb_logic.v × SelectiveEncoder.v

C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

| C:/Users/TEMP/Downloads/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

| C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

| C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

| C:/Users/TEMP/Downloads/ECE 25 Lab 5/ECE 25 Lab 5.srcs/sources_1/new/topmodule.v

| C:/Users/TEMP/Downloads/ECE 25 Lab 5/E
```

Figure 14. Top Module for Shift Registers

```
Project Summary × Schematic × lab5top.v × converter.v × comb_logic.v × SelectiveEncoder.v × lab5shift.v × topmodule.v × Schematic
C:/Users/TEMP/Downloads/lab5/lab5top.v
1 module lab5top(
 2 | input data,
    input clk,
 4 input en,
 5 | input in1Sel,
 6 | input in2Sel,
7
    input resultSel,
8
    output[6:0] led
10
11 // internal clear regsiter
12 | reg clear;
13
14 | // display value register
15 | reg [3:0] display;
16
17 // two addtion operands register
18 reg [3:0] operand1;
19
    reg [3:0] operand2;
20
21 \stackrel{!}{\cdot} // connection for the result
22 wire [3:0] result;
23
24 // remote signal input from lab5 prelab
25 wire [11:0] command;
26 | topmodule tm(data, clk, en, clear, command[11:0]); // - Fixed
27
28
    // strip the number from class website
29
    wire [3:0] number;
30 SelectiveEncoder strip(command, clear, number);
31
32 | // 4 bit adder constructed in lab 5
33 FourBitAdder fba(operand1[3:0], operand2[3:0], result[3:0]); // - Fixed
34
35 // display module from lab 3
36 conv cv(display[3], display[2], display[1], display[0], led[0], led[1], led[2], led[3], led[4], led[5], led[6]); // - Fixed
37
```

```
38 \mbox{\Large } // store numbers into display
39 🖒 // also clear module after displayed the result
40 always @(posedge clk)
41 🖯 begin
     if(in1Sel) begin
         display = operand1;
          clear = 0;
45 🗎 end
46 

else if(in2Sel) begin
47
         display = operand2;
48
           clear = 0;
49 🖨
     end
50 🖨
      else if(resultSel) begin
51
         display = result;
52
          clear = 1:
53 🖒 end
54 🖨 end
   // store numbers into the corresponding reg
57 palways @(negedge clk)
58 ⊖ begin
59 🖨
      if(in1Sel) begin
60
          operand1 = number;
61 🗎 end
62 🖨
       else if (in2Sel) begin
         operand2 = number;
63 i
64 🗎 end
65 🖨 end
66
67 @ endmodule
```

Figure 15. Edited lab5top.v

# **Analysis:**

By reusing our previous lab's results, we edited the codes and modules to fit into the new top module for this lab. We first understood how the machine will work, which is to receive the data from the TV remote, rearrange the input data with a 12 bit to 4 bit decoder. We then used the 4 bit data to store a number in the register, and displayed it using the 7 segment display on the BASYS3 board. The bits from the input tells the board which segment from a-g will light up. We also built the simple IR Receiver circuit which receives the signal from the TV remote when we press a button. The input signal is then shifted and decoded into 4 bits from 12 bits, and therefore matched with the 7 segments and displayed properly.

At the end, using a 4-bit adder we derived from using half bit adders and full bit adders, we can get the result of the two numbers stored in the register to sum up and display onto the board. To do so, we had to edit the I/O ports to match the input ports of the board to desired ones and also ground the board correctly. We set our switches on the board to function as we needed, for example, enable switch, operand 1, operand 2, and the result switches.

Through the lab, we encountered a few obstacles. We had a problem with identifying the top modules we should use since there are a lot of variables involved in the entire machine. After

we tested out and saw that the result didn't match, we went back and fixed the module to match the right one. We also had problems with displaying the output onto the board. We realized that using an array as output is not acceptable in certain situations. We rewrote our code of the lab5top.v to have the outputs one by one and we were finally able to add the two numbers that were decoded from input bits and display them correctly.

### **Conclusion:**

In conclusion, we successfully built a simple calculator that can receive the input signal from a Sony TV remote, process the signal to store a number and display onto the BASYS3 board's LEDs, and add another one when we switch the display to result. The entire process is done simultaneously but has a lot of different sections. For example, as the input signal is received, the machine first recognizes the Sony bits. It then decodes what kind of sony bit the signal is, shifts the real bits into a 12-bit shift register. It then constructs the signal that was initially received after all input signals are shifted. After that, using the LEDs, we match the 7 segments to different bits converted from input and display the output onto the board. With the 4-bit adder, we add the two different input signals and display onto the board when it's switched to. Overall, the experiment is completed as expected.