EE 044252: Digital Systems and Computer Structure Winter 2018

Lecture 1: Course Introduction and RISC-V Architecture



Instructors:


Shahar Kvatinsky, Nir Katzir, Reuven Dobkin Find us on Moodle


Following...


- Berkeley CS61C by Randy Katz and Krste Asanović
- Stanford EE108 by Subhasish Mitra and Bill Dally
- Technion 044145/234145 and 044262/234262
- And the rest of the world

Course Information

- Course Web on moodle.technion.ac.il
- Instructors: Shahar Kvatinsky, Nir Katzir, Reuven Dobkin
- Teaching Staff:
 - Head TA: Maroun Tork
 - TAs: Ben Perach, Ori Linial, Rotem Ben Hur
 - Verilog Workshops: Adi Eliahu, Leonid Azriel
 - Simulations: Moshe Kimhi, Basel Diab
- Textbooks:
 - Dally, Digital Design
 - Kohavi and Jha, Switching and Finite Automata Theory
 - Patterson & Hennessey, Computer Organization and Design, RISC-V ed.







More Course Information

- Midterm (M): 15.05.2019 (magen), 20%
- Final exam (E) A-term: 04.07.2019
- Final exam (E) B-term: 07.10.2019
- Quizzes (Q) 3% (compulsory)
- Solve homework first, come to tutorials second
 - We solve only some of the questions in tutorials
 - Some tutorial sessions teach new stuff
- Workshops on Verilog (Hardware Description Language) details
- Simulations (S) in pairs (27%)
- Final grade: E > 54 ? max(E+S+Q+M, E+S+Q) : E

EE 044252: Digital Systems and Computer Structure


Topic	wk	Lectures	Tutorials	Workshop	Simulation
Arch	1	Intro. RISC-V architecture	Numbers. Codes		
	2	Switching algebra & functions	Assembly programming		
Comb	3	Combinational logic	Logic minimization	Combinational	
	4	Arithmetic. Memory	Gates		Combinational
	5	Finite state machines	Logic		
Seq	6	Sync FSM	Flip flops, FSM timing	Sequential	Sequential
Seq	7	FSM equiv, scan, pipeline	FSM synthesis		
	8	Serial comm, memory instructions	Serial comm, pipeline		
	9	Function call, single cycle RISC-V	Function call		
	10	Multi-cycle RISC-V	Single cycle RISC-V		Multi-cycle
μArch	11	Interrupts, pipeline RISC-V	Multi-cycle RISC-V		
	12	Dependencies in pipeline RISC-V	Microcode, interrupts		
	13		Depend. in pipeline RISC-V		

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



1944: Colossus: world's first electronic programmable digital computer; used by British codebreakers during World War II

(recall Enigma)

*programmed by switches and plugs and not by a stored program

2019

Personal Mobile Devices




Network Edge Devices



2018 Machine Structures

Software |

- Parallel Requests Assigned to computer e.g., Search "cats"
- Parallel Threads Assigned to core (CPU) e.g., Lookup, Ads
- Parallel Instructions >1 instruction @ one time e.g., 5 pipelined instructions
- Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words
- Hardware descriptions All gates functioning in parallel at same time



Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Seven Great Ideas in Computer Architecture

Fundamental:

- 1. The discrete ("digital") approach to representing information
- 2. The stored-program ("Von Neumann") architecture

Practicality:

3. Abstraction (Layers of Representation/Interpretation)

Performance and dependability:

- 4. Moore's Law (Exploit technology trends)
- 5. Principle of Locality (Memory Hierarchy)
- 6. Parallelism
- 7. Dependability via Redundancy

#1: Discrete Representation ("Digital") + Regeneration


- Continuous-value representation is very efficient:
 - the exact value of a voltage, translated to a number, can represent an "infinite" amount of information, BUT
- Cannot be passed on reliably
- Discrete (digital):
 - There is only a small (2 in binary representation) number of "legal" values
 - A received value is "corrected" to the nearest legal value (regeneration)
 - Less efficient (theoretically), but works even in lousy components!

#2: The Stored-Program ("Von Neumann") Architecture

- The hardware ("processor") is fixed
 - efficient for manufacturing + low cost made possible by high volume
- It repeatedly reads instructions from memory and executes them
 - can do anything, just need to change the program
- Remark: there are alternative approaches
 - Hardware that can be reconfigured for a desired computation
 - flexibility by reconfiguration of the computing hardware
 - Example: Field Programmable Gate Arrays (FPGA)
 - In-memory (including associative) computing

in OAA252


Great Idea #3: Abstraction (Levels of Representation/Interpretation)



```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

lw \$t0, 0(\$2) Anything can be represented lw \$t1, 4(\$2) as a number, sw \$t1, 0(\$2) i.e., data or instructions


0000 1001 1100 0110 1010 1111 0101 1000 1010 1111 0101 1000 0000 1001 1100 0110 1100 0110 1100 0110 1101 1000 0000 1001 0101 1000 0000 1001 1100 0101 1010 1111






Secondary in 044252

#4: Moore's Law






Gordon Moore Intel Cofounder

Fig. 2 Number of components per Integrated function for minimum cost per component extrapolated vs time.

Technion EE 044252 Spring 2018 Lecture 1




Great Idea #5: Principle of Locality/ Memory Hierarchy



Important in 044252

Great Idea #6: Parallelism






Great Idea #7: Dependability via Redundancy


Redundancy so that a failing piece doesn't make the whole

system fail



Increasing transistor density reduces the cost of redundancy

Why are Logic and Architecture Exciting Today?



Old Conventional Wisdom

- Moore's Law = faster, cheaper, lower-power general-purpose computers each year
- In glory days (pre-2000), 1%/week performance improvement!

- Dumb to compete by designing parallel or specialized computers
- By time you've finished design, next generation of generalpurpose will beat you

New Conventional Wisdom



Google TPU2 (Tensor Processing Unit) Specialized Engine for NN training Deployed in cloud 45 TFLOPS/chip




Serious heatsinks!

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Levels of Representation/Interpretation



Instruction Set Architecture (ISA)

- Job of a CPU (Central Processing Unit, aka Core): execute instructions
- Instructions: CPU's primitives operations
 - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
 - With additional operations to change the sequence
- CPUs belong to "families," each implementing its own set of instructions
- CPU's particular set of instructions implements an *Instruction Set Architecture (ISA*)
 - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac), Intel IA64, ...

Instruction Set Architectures

- Early trend: add more instructions to new CPUs for elaborate operations
 - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson UCB, Hennessy Stanford, 1980s) – Reduced Instruction Set Computing
 - Keep the instruction set small and simple, in order to build fast hardware
 - Let software do complicated operations by composing simpler ones

RISC-V "Green Card"

On the Moodle site

STRICT LOSS PROPERTY DEPOSITION AND PROPERTY OF THE PROPERTY O	N. C.	RISC-∨	Reference D	kata	10'500 Holigh Enterior	WTNAKE :	DESCRIPTION IN VARIABLE	luces!	looms.	Branch r sens	8(K)rd (=0) K-PC ((mm,199) 2(K)rd (=0) K-PC -((mm,190)	les	of core The position of N of the Report address Co
March Color Colo	COURT MARKET	NUMBER OF STREET PARTY OF STREET		111					THE R. P. LEWIS CO., LANSING, MICH. 40, 120, 120, 120, 120, 120, 120, 120, 12	TEMPO			r/ ry Stakpoiner Co
April Apri								7.0					17 III Clinial pointer
A A A A A A A A A A					mofts.	s Wilson NJ Imani	RSHT - RSHT, FRANCISCOPING	n .			PC - Sum, 9/05	146	
20 20 20 20 20 20 20 20				11-	INCHAR	g Wilnes was harried to	18941 - 8911 * ROUTE D' 199	- 01	94		PC = R[m]		
A					distance :	g Diskrive		11	in the				
1. Substitution 1.								0					
10 State 10								0.0					173-477 10-47 Funda amin'n
Mile December State Stat					STREET, CORNELL	B. Ethiodelinani	6941 - 89412 N 80473	1.0	119			4000	
Fig. 1. April 1. Apri					STATE OF STATE STATE	on Project Colombian			mode.				
St. Bank Chapter Cha							THE - Mills I reset	D.		Retorn	R-81		
1.	upine.	SE Board Congress		- 74	Histories .	A Sectively			100	Services.	Mind - Man Profession - N		
15 15 15 15 15 15 15 15					40003,75003	1.00	High - Fried - Hould	11		30.7 30.00	MORE - Indicate		CH-CO (FP Function arguments/forum ratum (C
March Land Land Company March Land Company Ma					TIME A CHIRAL	g Miller	Ref - Ref - Ref)	77	OPCODES IN:	NUMERICAL ORD	HER BY GIPCODE		COLUMN DOCUMENT PROGRAMMA COMMON COLUMN COLU
Conf. Sect. [Margin Section 1.5 Conf. Section 1.5 Conf. Sect. [Margin Section 1.5 Conf. Section				- 4			Rid - Fort Flort	TY				SCADECIMAL.	C10-111 (10-111) Blod - Blod 1 Blod (
Fig. Control September								0	100	1000000	200	10.0,710	101-111 (101-1111 (pq - 1011) - 1011)
Second Content							TORY - NATIONAL	- 0	- 2				WITE 254 FLO ATING-POINT STANDARD
Control State Control Stat		1 Cost, ring the physical bear	Kint - Faccas - Cas w - one					Tr.		100000		110.0	
1 10 50 10 10 10 10 10	1400	1 Car See Substitutes	DATE OF CHARGOS AND THE STATE OF THE STATE O					71					
Second Control								9.					
		Non-	The same of the same of					13					
Total State	11-0	Dec Stat Replicate Novice	Red - Este CHF - Halt					Tr	Description				
Note Continue Part Con								TI					
The content of the		from			Darge in Transpired	N. Section seed	mate made or year or	TI					15 14 18 9 0
State Control Contro					door or that a chi	e Million				100,000.0			8 Equani Psein
South Search Sout									67534	100,000.0	H.L.	23/3	
Symbols & Disc. Commonwealth of the Common								0					
1 1 2 2 2	0000-1							71					
1. Long Fall Long Long Fall Long Fall Long Fall Long Fall Long Long Fall Long Fall Long Fall Long Fall Long Fa								79					65 62 52 51 0
Control Cont								100					X Inner Inches
				-31		If More time brown		73	and light				
Load [New Houseand		i Load Byte		- 4	description and	S. More in Strate	Not-Field	Th.					127 128 112 111
					100.00	S Francis to 67 Sept 197	Trid - assist with						
		1 Local Destrictment			1000 d p	g. Lord triming tr.	First - Assistant (c)						
				- 64	2005-0-0-000-0-0-0			77					
		1 100 (100 - 00)						-:11					
	Co.	1. Lord Halfword Theograph				S. Treatment State 18 State		4.7)					
						I truggest							A 11: -F
					to-contribute grit	Lingue .	COST - SHEET STORY	211		E 1011000			
													Committee Commit
1	100	6 Load Word Congress	Epil - DEMONSTRATION (TO)										Special District
\$ \$ \$000 \$Delta Migrael manufactor \$\text{Total Part manufactor \$\text{Total P								1.71			PLI. DOSSESSE	3373780	
							(FD4SER4) - magnet (Social	1.75					Tel W
Section Continued Contin					91194A Aromotic Extravier								
					Markey and the second	1 400		- 19					
10 10 10 10 10 10 10 10					mount 4, 181105, 5	1 40	MACH MINNEY	79					
Sept. February Sept.							HIRSHID - MINISTER Reil			D BURGO		31	SECURITION AND AND ASSURED A
				-0-			MARCHANICAL STREET	79	and the	 BILLION 			The I make I was I make I was
The Description Description Expt Color					STREET, A. STREET, C.	g: Million (negoti	REAL MINISTER	2.99					W 100 X X X XX
Not - Terminated Unappart Rept Copt							VARIANT MERCARD MINISTER MINISTER	della l					17 Non 9 2 544
State Stat					months of the second	a second		79					7. 14gr - 1 1 1407 - 2
Section Sect					Secretary Assessment Co. Co.	a Milliand Stripped	NINE - MEXINES.	2.0					10° Day T 2° Day T
String S							STREET SHIPMART RIGHT	7.00	to a	MI 1130003		413.73	13" Page P 2" Page P
Second S				110		0.00	AND SHALL SHALL						11' fts 1 7' ft% 1
\$ \$\$\text{\$\tex{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$				11	more, a more, a	E 99.0F		19	loger	50 111000			18" Griss 2 2" Date 2
# 5 Cov Varial M20-11 transpill (6 or New York) 10-20 10-2				11	month represented at	1.00	White-MCKIeCh	79					10° felia T 2° Yute Y
## \$ 250.				- 11	16.65.70.4	S. Lad Spirit	PROPERTY WALLS						18" (636- H 19" (636-
1. 1. 1. 1. 1. 1. 1. 1.	600						reservoires on MCRES ES						
The Final Previous and Symposium of the Symposium of th					401.03 (01.4	g. fon cultised							
2. Operation connect company distinger in direct terms of the series of	mer. D. Thirl	Find remain may great the market in	Remark 12 that of a 64-bit registers				where of specialists a						N., 200- 1 13, 1860- 3
1	2 Own	ichin amines unignel intepen /hi	Mail of Z's peoplement		CORE INSTRUCTION	FORWATS							
5. Application that age for a pill of the legislation has one first expectation produced and assumption of the control of the supplication of the control of the supplication of the control of the supplication of the supplicati	A - 1961	over apolitical for all the fresh and	WE SEAR SHOW S				16 H. D. H. 7 G.	4					
6. Mail (apt) of the non-opposited largeral related and mess companied. 1. This (apt) represents and person appropriate proposition and person are person and person	St. Amer	the state of the s	this of the county thereon shall not					code I					
The fingle serious shows a single procuration using the episiones 22 km of a 64 hours 100 km of a 64 hours 1									0.0004.0	1111000		TRM	
And a programs in the state of the present on showe wheat programme case more in g				100					0.0000				
Annual control of the	A4 5	register.			48 20013000								
 Another december representation, marking earlier cann interpresent their branch dark five: Tag. interpretable 13.11.0.1122 and opposite section of the interpretable interp			a halorage to see a V - 16, 4110 -	186			The second secon						
with of the respect to active			a triangle to Various in real and	40									
			and the second second second second			endige (111-12)	of 0	100					

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



What is RISC-V?

- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
- Experiencing rapid uptake in both industry and academia
- Both proprietary and open-source core implementations
- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
 - 32-bit, 64-bit, and 128-bit variants
 - We use 32-bit (RV32) in class, textbook uses 64-bit (RV64)
- Standard maintained by non-profit RISC-V Foundation

Platinum:













LIALCONNA®





Cryptography Research



























INTRINSIX









PROCESSOR


















Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Assembly Variables: Registers

- Unlike HLL like C or Java, assembly does not have variables as you know and love them
 - More primitive, closer to what simple hardware can directly support
- Assembly operands are objects called <u>registers</u>
 - Limited number of special places to hold values
 - Built directly into the hardware
 - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns - light travels 1 foot in 1 ns!!!)

Registers live inside the Processor



How many RISC-V Registers?

- Drawback: Since registers are in hardware, there are a limited number of them
 - Solution: program must be carefully written to efficiently use registers
- 32 registers in RISC-V, referred to by number x0 x31
 - Registers are also given symbolic names, described later
 - Why 32? Smaller is faster, but too small is bad
 - Groups of 32 bits called a word in RISC-V ISA
 - P&H CoD textbook uses the 64-bit variant RV64 (explain differences later)
 - In class we use RV32 and registers are 32 bits each
- x0 is special, always holds value zero
 - So really only 31 registers able to hold variable values

C Variables vs. Registers

- In C (and most HLLs):
 - Variables declared and given a type

```
• Example: int fahr, celsius; char a, b, c, d, e;
```


- Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match int and char variables)
- In Assembly Language:
 - Registers have no type
 - Operation determines how register contents are interpreted

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

RISC-V Instruction Assembly Syntax

Instructions have an opcode and operands



<x2> means contents of x2

Addition and Subtraction of Integers

- Addition in Assembly
 - Example: add x1, x2, x3 (in RISC-V)
 - Equivalent to: a = b + c (in C)

where C variables \Leftrightarrow RISC-V registers are:

$$a \Leftrightarrow x1, b \Leftrightarrow x2, c \Leftrightarrow x3$$

- Subtraction in Assembly
 - Example: sub x3, x4, x5 (in RISC-V)
 - Equivalent to: d = e f (in C)

where C variables ⇔ RISC-V registers are:

$$d \Leftrightarrow x3$$
, $e \Leftrightarrow x4$, $f \Leftrightarrow x5$

Example

How to do the following C statement?

$$a = b + c + d - e;$$

Break into multiple instructions

```
add x10, x1, x2 # temp = b + c
add x10, x10, x3 # temp = temp + d
sub x10, x10, x4 # a = temp - e
```

A single line of C may turn into several RISC-V instructions

Immediates


- Immediates are numerical constants
- They appear often in code, so there are special instructions for them
- Add Immediate:

$$f = g - 10$$
 (in C)
addi x3, x4, -10 (in RISC-V)

- Syntax similar to add instruction, except that last argument is a number instead of a register
- Another example:


$$f = g$$
 (in C)
add $x3, x4, x0$ (in RISC-V)

Data Transfer: Load from and Store to memory



Memory Addresses are in Bytes

- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a byte
 (1 word = 4 bytes)
- Memory addresses are really in bytes, not words
- Word addresses are 4 bytes apart
 - Word address is same as address of rightmost byte – least-significant byte (i.e. Little-endian convention)



Transfer from Memory to Register

• C code

```
int A[100];

g = h + A[3];
```

A[0]		A[1]			A[2]			A[3]							
+1 +2	+3	+4	+5	+6	+7	+8	+9	+10	+11	+12	+13	+14	+15	+16	+

• Using Load Word (1w) in RISC-V:

```
1w \times 10, 12 \times 13) # Reg x10 gets A[3] x13-base register, pointer to A[0]) 12 is offset in bytes 12 = 3 (index) × 4 ( sizeof(int) )
```

add x11, x12, x10 # g = h + A[3]

Transfer from Register to Memory

• C code

```
int A[100];

A[10] = h + A[3];
```

Using Store Word (SW) in RISC-V:

```
lw x10,12(x13) # Temp reg x10 gets A[3]
add x10,x12,x10 # Temp reg x10 gets h + A[3]
sw x10,40(x13) # A[10] = h + A[3]
```

```
Note: x13 – base register (pointer)
12, 40 – offsets in <u>bytes</u>
x13+12 and x13+40 must be multiples of 4 (why?)
```

Loading and Storing Bytes

• In addition to word data transfers (lw, sw), RISC-V has byte data transfers:

– load byte: lb

– store byte: sb

- Same format as lw, sw
- E.g., lb x10,3(x11)
 - contents of memory location with address = $\overline{\text{sum}}$ of "3" + contents of register x11 is copied to the *low byte position* of register x10

RISC-V also has "unsigned byte" load (1bu) which zero extends to fill register. Why no unsigned store byte sbu?

Your turn

addi x11,x0,0x3f5 sw x11,0(x5) lb x12,1(x5)

Answer	x12
RED	0x5
GREEN	Oxf
ORANGE	0x3
YELLOW	Oxfffffff

The HexaDecimal Code

0x 3 f 5

0b 0011 1111 0101

32-bit:

0x 00 00 03 f5

0b 0000 0000 0000 0011 1111 0101

Decimal	Binary	Hexadecimal		
0	0000	0		
1	0001	1		
2	0010	2		
3	0011	3		
4	0100	4		
5	0101	5		
6	0110	б		
7	0111	7		
8	1000	8		
9	1001	9		
10	1010	Α		
11	1011	В		
12	1100	С		
13	1101	D		
14	1110	E		
15	1111	F		

Your turn

addi x11,x0,0x3f5 sw x11,0(x5) lb x12,1(x5)

Answer	x12
RED	0x5
GREEN	Oxf
ORANGE	0x3
YELLOW	Oxfffffff

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Instructions we learnt so far

- add x10, x10, x3
- sub x10, x10, x4
- addi x3,x4,-10

- lw x10,12(x13)
- sw x10,40(x13)
- lb x10, 3(x11)

Speed of Registers vs. Memory

- Given that
 - Registers: 32 words (128 Bytes)
 - Memory (DRAM): Billions of bytes (2 GB to 8 GB on most laptop)
- and physics dictates...
 - Smaller is faster
- How much faster are registers than DRAM??
- About 100-500 times faster!
 - in terms of *latency* of one access

RISC-V Logical Instructions

- Useful for operating on fields of bits within a word
- e.g., 8-bit character within a word
- Operations to pack /unpack bits into words called logical operations

	С	Java	RISC-V
Logical operations	operators	operators	instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit XOR	^	^	xor
Shift left logical	<<	<<	sll
Shift right logical	>>	>>	srl

Logical Shifting

- Shift Left Logical: slli x11, x12, 2 # x11 = x12 << 2
 - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), inserting 0's on right; same as "<<" in C</p>

After: 0000 0000 0000 0000 0000 0000 10**00** (=8)

What arithmetic effect does shift left have? Multiply by 2k

- Shift Right Logical: srli is opposite shift; same as ">>" in C
 - -Zero bits inserted at left of word, right bits shifted off end
 - -Arithmetic effect? Divide by 2^k

Warning: Arithmetic Shifting

- Shift right arithmetic (srai) moves n bits to the right (insert high-order sign bit into empty bits)
- For example, if register x10 contained
 - $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110\ 0111\ = -25_{ten}$
- If execute **srai x10**, **x10**, **4**, the result is:
 - $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110\ = -2_{ten}$
- Unfortunately, this is NOT same as dividing by 2^k
 - Fails for odd negative numbers
 - C arithmetic semantics is that division should round towards 0

Computer Decision Making

- Based on C language if-statement
- RISC-V:

beq register1, register2, L1

means: if <register1> == <register2> go to statement labeled L1 else go to next statement

- beq stands for branch if equal
- The other instruction: bne for branch if not equal

Types of Branches

• Branch – change of control flow

- Conditional Branch change control flow depending on comparison
 - beq and bne
 - Also branch if less than (blt) and branch if greater than or equal (bge)

- Unconditional Branch always branch
 - jump (j)

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

Example if Statement


 Given assignment of C variables to registers, compile this if block into RISC-V assembly

```
if (i == j) bne x13,x14,Exit

f = g + h; add x10,x11,x12

Exit:
```

f	x10
g	x11
h	x12
i	x13
j	X14



Example *if-else* Statement


 Given same register assignments, compile

```
if (i == j)
  f = q + h;
else
  f = q - h; Else: sub x10,x11,x12
```

```
Exit:
```

bne	x13, x14, Else
add	x10,x11,x12
j Ex	kit

f	x10
g	x11
h	x12
i	x13
j	X14



Magnitude Compares in RISC-V

- Until now, we've only tested equalities (== and != in C);
 General programs need to test < and > as well.
- RISC-V magnitude-compare branches:

```
"Branch on Less Than"
```

```
Syntax: blt reg1, reg2, label

Meaning: if (<reg1> "<" <reg2>) // treat registers as signed integers go to label;
```

"Branch on Less Than Unsigned"

```
Syntax: bltu reg1, reg2, label

Meaning: if (<reg1> "<" <reg2>) // treat registers as unsigned integers go to label;
```

C Loop Mapped to RISC-V Assembly

```
int A[20];
                           add x9, x8, x0 # x9=&A[0]
int sum = 0;
                           add x10,x0,x0 # sum=0
for (int i=0; i<20; i++) add x11,x0,x0 # i=0
  sum += A[i];
                           addi x13,x0,20 # x13=20
                           Loop:
                             lw x12,0(x9) # x12=A[i]
                             add x10,x10,x12 # sum+=
                             addi x9, x9, 4 # &A[i++]
                             addi x11,x11,1 # i++
                             blt x11,x13,Loop
```

Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

In Conclusion,...

- Instruction set architecture (ISA) specifies the set of commands (instructions) a computer can execute
- Hardware registers provide a few very fast variables for instructions to operate on
- RISC-V ISA requires software to break complex operations into a string of simple instructions, but enables faster, simple hardware
- Assembly code is human-readable version of computer's native machine code, converted to binary by an assembler

Review Quiz

Which of the following is TRUE?

RED: add x10, x11, 4(x12) is valid in RV32

GREEN: can byte-address 8GB of memory with an RV32 word

ORANGE: imm must be multiple of 4 for lw x10, imm (x10)

to be valid

YELLOW: None of the above

Review Quiz

Which of the following is TRUE?

RED: add x10, x11, 4(x12) is valid in RV32

GREEN: can byte-address 8GB of memory with an RV32 word

ORANGE: imm must be multiple of 4 for lw x10, imm (x10)

to be valid

YELLOW: None of the above

Break!

