

EE 044252: Digital Systems and Computer Structure

Spring 2018

Lecture 9a: RISC-V instruction formats

| | | | | | | | | | | | | |
|-------------------------------------------------------------------------------------------------------|-----------|-------|---------|----|------------|--------|----------|---------|--------|---|---|--------|
| 31 | 30 | 25 24 | 21 | 20 | 19 | 15 14 | 12 11 | 8 | 7 | 6 | 0 | |
| funct7 | | | rs2 | | rs1 | funct3 | rd | | opcode | | | R-type |
| rd = rs1 OP rs2 | | | | | | | | | | | | |
| imm[11:0] | | | | | rs1 | funct3 | rd | | opcode | | | I-type |
| rd = rs1 OP Immediate; Load rd from Memory(rs1 + Immediate); JALR (rd = PC + 4, PC = rs1 + Immediate) | | | | | | | | | | | | |
| imm[11:5] | | | rs2 | | rs1 | funct3 | imm[4:0] | | opcode | | | S-type |
| Store rs2 to Memory(rs1 + Immediate) | | | | | | | | | | | | |
| imm[12] | imm[10:5] | | rs2 | | rs1 | funct3 | imm[4:1] | imm[11] | opcode | | | B-type |
| Branch if (rs1 condition rs2) is true to Memory(PC + Immediate*2), i.e., PC = PC + Immediate*2 | | | | | | | | | | | | |
| imm[31:12] | | | | | | | rd | | opcode | | | U-type |
| Upper "Long" Immediate (AUIPC, LUI): PC or rd = {imm, 12b'0} | | | | | | | | | | | | |
| imm[20] | imm[10:1] | | imm[11] | | imm[19:12] | | rd | | opcode | | | J-type |
| JAL to Memory (PC + Immediate*2), i.e., rd = PC + 4; PC = PC + immediate*2 | | | | | | | | | | | | |

EE 044252: Digital Systems and Computer Structure

| Topic | wk | Lectures | Tutorials | Workshop | Simulation |
|------------|----|------------------------------------------|----------------------------|---------------|---------------|
| Arch | 1 | Intro. RISC-V architecture | Numbers. Codes | | |
| Comb | 2 | Switching algebra & functions | Assembly programming | | |
| | 3 | Combinational logic | Logic minimization | Combinational | |
| | 4 | Arithmetic. Memory | Gates | | Combinational |
| Seq | 5 | Finite state machines | Logic | | |
| | 6 | Sync FSM | Flip flops, FSM timing | Sequential | Sequential |
| | 7 | FSM equiv, scan, pipeline | FSM synthesis | | |
| | 8 | Serial comm, RISC-V functions | Serial comm, pipeline | | |
| μ Arch | 9 | RISC-V instruction formats, single cycle | Function call | | |
| | 10 | Multi-cycle RISC-V | Single cycle RISC-V | | Multi-cycle |
| | 11 | Interrupts, pipeline RISC-V | Multi-cycle RISC-V | | |
| | 12 | Dependencies in pipeline RISC-V | Microcode, interrupts | | |
| | 13 | | Depend. in pipeline RISC-V | | |

Outline

- RISC-V instruction formats

Big Idea: Stored-Program Computer

First Draft of a Report on the EDVAC
by
John von Neumann
Contract No. W-670-ORD-4926
Between the
United States Army Ordnance Department and the
University of Pennsylvania
Moore School of Electrical Engineering
University of Pennsylvania
June 30, 1945

- Instructions are bit patterns, like numbers
- Therefore, programs can be stored in read/write memory like data
- Can reprogram quickly (seconds), don't have to rewire computer (days)
- Known as the “von Neumann” computers

EDSAC (Cambridge, 1949)

First General Stored-Program Computer

- Programs held as numbers in memory
- 35-bit binary 2's complement words



Consequence #1:

Everything Has a Memory Address

- Instructions and data stored in memory → everything has a memory address
 - Branches and jumps use these
- Pointers are memory addresses
 - can lead to nasty bugs
- One register keeps address of instruction being executed: **“Program Counter” (PC)**
 - Pointer to memory

Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
 - Each register is a word
 - **lw** and **sw** both access memory one word at a time
- So how do we represent instructions?
 - “**add x10,x11,x0**” is meaningless to hardware
 - Use 1’s, 0’s instead
 - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
 - Same 32-bit instructions used for RV32, RV64, RV128


Instructions as Numbers (2/2)

- One word is 32 bits. Divide instruction word into “fields”
- For simplicity, define six instruction formats:
 - **R**-format: register-register arithmetic operations
 - **I**-format: register-immediate arithmetic, loads
 - **S**-format: stores
 - **B**-format: branches
 - **U**-format: 20-bit upper immediate
 - **J**-format: jumps

RISC-V Instruction Formats


| | | | | | | | | | | | | | | | |
|------------|-----------|----|----|-----|---------|-----|------------|--------|--------|----|----------|---------|--------|--------|--------|
| 31 | 30 | 25 | 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 0 | |
| funct7 | | | | rs2 | | | rs1 | | funct3 | | rd | | | opcode | R-type |
| imm[11:0] | | | | | | rs1 | | funct3 | | rd | | | opcode | I-type | |
| imm[11:5] | | | | rs2 | | | rs1 | | funct3 | | imm[4:0] | | | opcode | S-type |
| imm[12] | imm[10:5] | | | rs2 | | | rs1 | | funct3 | | imm[4:1] | imm[11] | opcode | B-type | |
| imm[31:12] | | | | | | | | | | rd | | | opcode | U-type | |
| imm[20] | imm[10:1] | | | | imm[11] | | imm[19:12] | | | | rd | | | opcode | J-type |

R-Format Instruction Layout




- 32-bit instruction word divided into six fields of varying numbers of bits each: $7+5+5+3+5+7 = 32$
- Examples
 - **opcode** is a 7-bit field that lives in bits 6-0 of the instruction
 - **rs2** is a 5-bit field that lives in bits 24-20 of the instruction

R-Format Instructions opcode/funct fields



- **opcode**: partially specifies what instruction it is
 - **0110011**_{two} for all R-Format register-register arithmetic instructions
- **funct7+funct3**: combined with **opcode**, these two fields describe what operation to perform
- Question: Why aren't **opcode** and **funct7** and **funct3** a single 17-bit field?
 - We'll answer this later

R-Format Instructions register specifiers




- rs1 (Source Register #1): specifies register containing first operand
- rs2 : specifies second register operand
- rd (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (**x0-x31**)

R-Format Example

- RISC-V Assembly Instruction:

add x18,x19,x10



All RV32 R-format instructions

| | | | | | | |
|---------|-----|-----|-----|----|---------|------|
| 0000000 | rs2 | rs1 | 000 | rd | 0110011 | ADD |
| 0100000 | rs2 | rs1 | 000 | rd | 0110011 | SUB |
| 0000000 | rs2 | rs1 | 001 | rd | 0110011 | SLL |
| 0000000 | rs2 | rs1 | 010 | rd | 0110011 | SLT |
| 0000000 | rs2 | rs1 | 011 | rd | 0110011 | SLTU |
| 0000000 | rs2 | rs1 | 100 | rd | 0110011 | XOR |
| 0000000 | rs2 | rs1 | 101 | rd | 0110011 | SRL |
| 0100000 | rs2 | rs1 | 101 | rd | 0110011 | SRA |
| 0000000 | rs2 | rs1 | 110 | rd | 0110011 | OR |
| 0000000 | rs2 | rs1 | 111 | rd | 0110011 | AND |


Different encoding in funct7 + funct3 selects different operations



I-Format Instructions

- What about instructions with immediates?
 - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
 - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
- Define new instruction format that is mostly consistent with R-format
 - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)

I-Format Instruction Layout




- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, **imm[11:0]**
- Remaining fields (rs1, funct3, rd, opcode) same as in R-format
- imm[11:0] can hold values in range $[-2048_{\text{ten}}, +2047_{\text{ten}}]$
- Immediate is always **sign-extended** to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

I-Format Example

- RISC-V Assembly Instruction:

addi x15,x1,-50




All RV32 I-format Arithmetic Instructions

| | | | | | | |
|-----------|-------|-----|-----|----|---------|-------|
| imm[11:0] | | rs1 | 000 | rd | 0010011 | ADDI |
| imm[11:0] | | rs1 | 010 | rd | 0010011 | SLTI |
| imm[11:0] | | rs1 | 011 | rd | 0010011 | SLTIU |
| imm[11:0] | | rs1 | 100 | rd | 0010011 | XORI |
| imm[11:0] | | rs1 | 110 | rd | 0010011 | ORI |
| imm[11:0] | | rs1 | 111 | rd | 0010011 | ANDI |
| 0000000 | shamt | rs1 | 001 | rd | 0010011 | SLLI |
| 0000000 | shamt | rs1 | 101 | rd | 0010011 | SRLI |
| 0100000 | shamt | rs1 | 101 | rd | 0010011 | SRAI |

One of the higher-order immediate bits is used to distinguish “shift right logical” (SRLI) from “shift right arithmetic” (SRAI)

“Shift-by-immediate” instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

Load Instructions are also I-Type




- The 12-bit signed immediate (“offset”) is added to the base address in register **rs1** to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register **rd**

I-Format Load Example

- RISC-V Assembly Instruction:

lw x14, 8(x2)




All RV32 Load Instructions

| | | | | | |
|-----------|-----|-----|----|---------|-----|
| imm[11:0] | rs1 | 000 | rd | 0000011 | LB |
| imm[11:0] | rs1 | 001 | rd | 0000011 | LH |
| imm[11:0] | rs1 | 010 | rd | 0000011 | LW |
| imm[11:0] | rs1 | 100 | rd | 0000011 | LBU |
| imm[11:0] | rs1 | 101 | rd | 0000011 | LHU |

↑
funct3 field encodes size and signedness of load data

- LBU is “load unsigned byte”
- LH is “load halfword”, which loads 16 bits (2 bytes) and **sign-extends** to fill destination 32-bit register
- LHU is “load **unsigned** halfword”, which **zero-extends** 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

S-Format Used for Stores




- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, ***no rd!***
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
 - register names more critical than immediate bits in hardware design

S-Format Example

- RISC-V Assembly Instruction:

sw x14, 8(x2)



All RV32 Store Instructions

| | | | | | | |
|-----------|-----|-----|-----|----------|---------|----|
| imm[11:5] | rs2 | rs1 | 000 | imm[4:0] | 0100011 | SB |
| imm[11:5] | rs2 | rs1 | 001 | imm[4:0] | 0100011 | SH |
| imm[11:5] | rs2 | rs1 | 010 | imm[4:0] | 0100011 | SW |

RISC-V Conditional Branches

- E.g., **BEQ x1, x2, Label**
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

Branching Instruction Usage

- Branches typically used for loops (`if-else`, `while`, `for`)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- **Recall:** Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- **PC-Relative Addressing:** Use the `immediate` field as a two's-complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify $\pm 2^{11}$ addresses from the PC
- Why not use byte address offset from PC?

Scaling Branch Offset

- One idea: To improve the reach of a single branch instruction, multiply the offset by four before adding to PC
- This would allow one branch instruction to reach $\pm 2^{11}$ × 32-bit instructions either side of PC
 - Four times greater reach than using byte offset

Not in RV32

Branch Calculation

- If we **don't** take the branch:

$PC = PC + 4$ (i.e., next instruction)

- If we **do** take the branch:

$PC = PC + \text{immediate} * 4$

- **Observations:**


- `immediate` is number of instructions to jump (remember, specifies words) either forward (+) or backwards (–)

Not in RV32

RISC-V Feature, $n \times 16$ -bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that $\frac{1}{2}$ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach $\pm 2^{10} \times 32$ -bit instructions either side of PC

RISC-V B-Format for Branches




- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode *even* 13-bit signed byte offsets
 - lowest bit of offset is always zero, so no need to store it

Branch Example, determine offset

- RISC-V Code:

```
Loop: beq  x19, x10, End
      add  x18, x18, x10
      addi x19, x19, -1
      j    Loop
End:   # target instruction
```



1 Count
2 instructions
3 from branch
4

- Branch offset = $4 \times 32\text{-bit instructions} = 16 \text{ bytes}$
- (Branch with offset of 0, branches to itself)

Branch Example, encode offset

- RISC-V Code:

```
Loop: beq    x19, x10, End  
      add    x18, x18, x10  
      addi   x19, x19, -1  
      j      Loop
```

End: # target instruction

offset = 16 bytes = 8x2

| | | | | | |
|---------|--------|--------|-----|-------|---------|
| ??????? | 01010 | 10011 | 000 | ????? | 1100011 |
| imm | rs2=10 | rs1=19 | BEQ | imm | BRANCH |

RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]

| | | | | | | | | | | | | | | | | |
|--------|----|----|----|-----|----|----|-----|----|--------|----|----|---|---|--------|--|--------|
| 31 | 30 | 25 | 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 0 | | |
| funct7 | | | | rs2 | | | rs1 | | funct3 | | rd | | | opcode | | R-type |

| | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--------|--|----|--|--|--------|--------|
| imm[11:0] | | | | | | | | | | rs1 | | funct3 | | rd | | | opcode | I-type |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--------|--|----|--|--|--------|--------|

| | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--------|--|----------|--|--|--------|--------|
| imm[11:5] | | | | | rs2 | | | | rs1 | | funct3 | | imm[4:0] | | | opcode | S-type |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--------|--|----------|--|--|--------|--------|

| | | | | | | | | | | | | | | | | |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--------|--|----------|---------|--------|--------|
| imm[12] | imm[10:5] | | | | rs2 | | | | rs1 | | funct3 | | imm[4:1] | imm[11] | opcode | B-type |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--------|--|----------|---------|--------|--------|

32-bit immediates produced, imm[31:0]

| | | | | | | | | | | | |
|--------------|----|----|----|----|----|-------------|-------------|----------|-------------|---|--|
| 31 | 30 | 20 | 19 | 12 | 11 | 10 | 5 | 4 | 1 | 0 | |
| — inst[31] — | | | | | | inst[30:25] | inst[24:21] | inst[20] | I-immediate | | |

| | | | | | | | | | | | | | |
|--------------|--|--|--|--|--|--|--|--|--|-------------|------------|---------|-------------|
| — inst[31] — | | | | | | | | | | inst[30:25] | inst[11:8] | inst[7] | S-immediate |
|--------------|--|--|--|--|--|--|--|--|--|-------------|------------|---------|-------------|

| | | | | | | | | | | | | | | |
|--------------|--|--|--|--|--|--|--|--|--|---------|-------------|------------|---|-------------|
| — inst[31] — | | | | | | | | | | inst[7] | inst[30:25] | inst[11:8] | 0 | B-immediate |
|--------------|--|--|--|--|--|--|--|--|--|---------|-------------|------------|---|-------------|



Upper bits sign-extended from inst[31] always

RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]

| | | | | | | | | | | | | | | | | |
|--------|----|----|----|-----|----|----|-----|----|--------|----|----|---|---|--------|--|--------|
| 31 | 30 | 25 | 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 0 | | |
| funct7 | | | | rs2 | | | rs1 | | funct3 | | rd | | | opcode | | R-type |

| | | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|--|--|--|--|--|--|-----|--|--|--------|--|--|----|--------|--------|
| imm[11:0] | | | | | | | | | | | rs1 | | | funct3 | | | rd | opcode | I-type |
|-----------|--|--|--|--|--|--|--|--|--|--|-----|--|--|--------|--|--|----|--------|--------|

| | | | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--|--------|--|--|----------|--|--|--|--------|--------|
| imm[11:5] | | | | | rs2 | | | | rs1 | | | funct3 | | | imm[4:0] | | | | opcode | S-type |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--|--------|--|--|----------|--|--|--|--------|--------|

| | | | | | | | | | | | | | | | | | | |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--|--------|--|--|----------|---------|--------|--------|
| imm[12] | imm[10:5] | | | | rs2 | | | | rs1 | | | funct3 | | | imm[4:1] | imm[11] | opcode | B-type |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--|--------|--|--|----------|---------|--------|--------|

32-bit immediates produced imm[31:0]

| | | | | | | | | | | | |
|--------------|----|----|----|----|----|-------------|-------------|----------|-------------|---|--|
| 31 | 30 | 20 | 19 | 12 | 11 | 10 | 5 | 4 | 1 | 0 | |
| — inst[31] — | | | | | | inst[30:25] | inst[24:21] | inst[20] | I-immediate | | |

| | | | | | | | | | | | | | | |
|--------------|--|--|--|--|--|--|--|--|--|--|-------------|------------|---------|-------------|
| — inst[31] — | | | | | | | | | | | inst[30:25] | inst[11:8] | inst[7] | S-immediate |
|--------------|--|--|--|--|--|--|--|--|--|--|-------------|------------|---------|-------------|

| | | | | | | | | | | | | | | | |
|--------------|--|--|--|--|--|--|--|--|--|--|---------|-------------|------------|---|-------------|
| — inst[31] — | | | | | | | | | | | inst[7] | inst[30:25] | inst[11:8] | 0 | B-immediate |
|--------------|--|--|--|--|--|--|--|--|--|--|---------|-------------|------------|---|-------------|

RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]

| | | | | | | | | | | | | | | | | |
|--------|----|----|----|-----|----|----|-----|----|--------|----|----|---|---|--------|--|--------|
| 31 | 30 | 25 | 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 0 | | |
| funct7 | | | | rs2 | | | rs1 | | funct3 | | rd | | | opcode | | R-type |

| | | | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--|--------|--|--|----|--|--|--------|--------|
| imm[11:0] | | | | | | | | | | rs1 | | | funct3 | | | rd | | | opcode | I-type |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--|--------|--|--|----|--|--|--------|--------|

| | | | | | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|-----|--|--|--|--|-----|--|--|--------|--|--|----------|--|--|--|--|--------|--------|
| imm[11:5] | | | | | rs2 | | | | | rs1 | | | funct3 | | | imm[4:0] | | | | | opcode | S-type |
|-----------|--|--|--|--|-----|--|--|--|--|-----|--|--|--------|--|--|----------|--|--|--|--|--------|--------|

| | | | | | | | | | | | | | | | | | | | | |
|---------|-----------|--|--|--|-----|--|--|--|--|-----|--|--|--------|--|--|----------|--------|--------|--|--------|
| imm[12] | imm[10:5] | | | | rs2 | | | | | rs1 | | | funct3 | | | imm[4:1] | imm[1] | opcode | | B-type |
|---------|-----------|--|--|--|-----|--|--|--|--|-----|--|--|--------|--|--|----------|--------|--------|--|--------|

32-bit immediates produced, imm[31:0]

| | | | | | | | | | | | | | |
|--------------|----|----|----|----|----|-------------|---|-------------|---|------------|--|-------------|-------------|
| 31 | 30 | 20 | 19 | 12 | 11 | 10 | 5 | 4 | 1 | 0 | | | |
| — inst[31] — | | | | | | inst[30:25] | | inst[24:21] | | inst[20] | | I-immediate | |
| inst[31] | | | | | | inst[30:25] | | inst[11:8] | | inst[7] | | S-immediate | |
| — inst[31] — | | | | | | inst[7] | | inst[30:25] | | inst[11:8] | | 0 | B-immediate |

RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]

| | | | | | | | | | | | | | | | | |
|--------|----|----|----|-----|----|----|-----|----|--------|----|----|---|---|--------|--|--------|
| 31 | 30 | 25 | 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 | 8 | 7 | 6 | 0 | | |
| funct7 | | | | rs2 | | | rs1 | | funct3 | | rd | | | opcode | | R-type |

| | | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--------|--|----|--|--|--------|--------|
| imm[11:0] | | | | | | | | | | rs1 | | funct3 | | rd | | | opcode | I-type |
|-----------|--|--|--|--|--|--|--|--|--|-----|--|--------|--|----|--|--|--------|--------|

| | | | | | | | | | | | | | | | | | |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--------|--|----------|--|--|--------|--------|
| imm[11:5] | | | | | rs2 | | | | rs1 | | funct3 | | imm[4:0] | | | opcode | S-type |
|-----------|--|--|--|--|-----|--|--|--|-----|--|--------|--|----------|--|--|--------|--------|

| | | | | | | | | | | | | | | | | |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--------|--|----------|---------|--------|--------|
| imm[12] | imm[10:5] | | | | rs2 | | | | rs1 | | funct3 | | imm[4:1] | imm[11] | opcode | B-type |
|---------|-----------|--|--|--|-----|--|--|--|-----|--|--------|--|----------|---------|--------|--------|

32-bit immediates produced, imm[31:0]

| | | | | | | | | | | | | |
|--------------|----|----|----|----|----|-------------|-------------|-------------|------------|----------|-------------|-------------|
| 31 | 30 | 20 | 19 | 12 | 11 | 10 | 5 | 4 | 1 | 0 | | |
| — inst[31] — | | | | | | inst[30:25] | | inst[24:21] | | inst[20] | I-immediate | |
| — inst[31] — | | | | | | inst[30:25] | | inst[11:8] | | inst[7] | S-immediate | |
| — inst[31] — | | | | | | inst[7] | inst[30:25] | | inst[11:8] | | 0 | B-immediate |

Only bit 7 of instruction changes role in immediate between S and B


Branch Example, complete encoding

`beq x19,x10, offset = 16 bytes`

13-bit immediate, imm[12:0], with value 16

0000000010000

imm[0] discarded,
always zero



All RISC-V Branch Instructions

| | | | | | | |
|--------------|-----|-----|-----|-------------|---------|------|
| imm[12 10:5] | rs2 | rs1 | 000 | imm[4:1 11] | 1100011 | BEQ |
| imm[12 10:5] | rs2 | rs1 | 001 | imm[4:1 11] | 1100011 | BNE |
| imm[12 10:5] | rs2 | rs1 | 100 | imm[4:1 11] | 1100011 | BLT |
| imm[12 10:5] | rs2 | rs1 | 101 | imm[4:1 11] | 1100011 | BGE |
| imm[12 10:5] | rs2 | rs1 | 110 | imm[4:1 11] | 1100011 | BLTU |
| imm[12 10:5] | rs2 | rs1 | 111 | imm[4:1 11] | 1100011 | BGEU |

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no
- What do we do if destination is $> 2^{10}$ instructions away from branch?
 - Other instructions save us


Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no (because PC-relative offsets)
- What do we do if destination is $> 2^{10}$ instructions away from branch?
 - Other instructions save us
 - ```
beq x10, x0, far
next instr
```

 $\rightarrow$ 

```
bne x10, x0, next
j far
next: # next instr
```

# U-Format for “Upper Immediate” instructions



- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI – Load Upper Immediate
  - AUIPC – Add Upper Immediate to PC

# LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

**LUI x10, 0x87654                      # x10 = 0x87654000**

**ADDI x10, x10, 0x321                # x10 = 0x87654321**

# One Corner Case

How to set 0xDEADBEEF?

**LUI x10, 0xDEADB                   # x10 = 0xDEADB000**

**ADDI x10, x10, 0xEEF           # x10 = 0xDEAD~~A~~EEF**

ADDI 12-bit immediate is always sign-extended, if top bit is set,  
will subtract -1 from upper 20 bits

# Solution

How to set 0xDEADBEEF?

```
LUI x10, 0xDEADC # x10 = 0xDEADC000
```

```
ADDI x10, x10, 0xEEF # x10 = 0xDEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.


Assembler pseudo-op handles all of this:

```
li x10, 0xDEADBEEF # Creates two instructions
```

# AUIPC

- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing
- **Label: AUIPC x10, 0 # Puts address of label in x10**

# J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
  - Assembler “j” jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within  $\pm 2^{19}$  locations, 2 bytes apart
  - $\pm 2^{18}$  32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost
  - Offset field 20 bits. Append ‘0’ bit. Resulting offset is 21 bits, even number

# Uses of JAL

# j pseudo-instruction


j Label = jal x0, Label # Discard return address

# Call function within  $2^{18}$  instructions of PC

jal ra, FuncName



# JALR Instruction (I-Format)



- JALR rd, rs, immediate
  - Writes PC+4 to rd (return address)
  - Sets PC = rs + immediate
  - Uses same immediates as arithmetic and loads
    - **no** multiplication by 2

# Uses of JALR

# ret and jr psuedo-instructions

ret = jr ra = jalr x0, ra, 0

# Call function at any 32-bit absolute address

lui x1, <hi20bits>

jalr ra, x1, <lo12bits>

# Jump PC-relative with 32-bit offset

auipc x1, <hi20bits>

jalr x0, x1, <lo12bits>

# Summary of RISC-V Instruction Formats

|            |    |           |    |     |     |         |     |            |        |        |          |          |        |         |        |        |        |        |
|------------|----|-----------|----|-----|-----|---------|-----|------------|--------|--------|----------|----------|--------|---------|--------|--------|--------|--------|
| 31         | 30 | 25        | 24 | 21  | 20  | 19      | 15  | 14         | 12     | 11     | 8        | 7        | 6      | 0       |        |        |        |        |
| funct7     |    |           |    | rs2 |     |         | rs1 |            | funct3 |        | rd       |          |        | opcode  |        | R-type |        |        |
| imm[11:0]  |    |           |    |     |     | rs1     |     | funct3     |        | rd     |          |          | opcode |         | I-type |        |        |        |
| imm[11:5]  |    |           |    | rs2 |     |         | rs1 |            | funct3 |        | imm[4:0] |          |        | opcode  |        | S-type |        |        |
| imm[12]    |    | imm[10:5] |    |     | rs2 |         |     | rs1        |        | funct3 |          | imm[4:1] |        | imm[11] |        | opcode |        | B-type |
| imm[31:12] |    |           |    |     |     |         |     |            |        | rd     |          |          | opcode |         | U-type |        |        |        |
| imm[20]    |    | imm[10:1] |    |     |     | imm[11] |     | imm[19:12] |        |        |          | rd       |        |         | opcode |        | J-type |        |

# Complete RV32I ISA

|                     |  |     |     |     |             |         |
|---------------------|--|-----|-----|-----|-------------|---------|
| imm[31:12]          |  |     |     |     | rd          | 0110111 |
| imm[31:12]          |  |     |     |     | rd          | 0010111 |
| imm[20:10:11:19:12] |  |     |     |     | rd          | 1101111 |
| imm[11:0]           |  |     |     |     | rs1         | 000     |
| imm[12:10:5]        |  | rs2 | rs1 | 000 | imm[4:1:11] | 1100011 |
| imm[12:10:5]        |  | rs2 | rs1 | 001 | imm[4:1:11] | 1100011 |
| imm[12:10:5]        |  | rs2 | rs1 | 100 | imm[4:1:11] | 1100011 |
| imm[12:10:5]        |  | rs2 | rs1 | 101 | imm[4:1:11] | 1100011 |
| imm[12:10:5]        |  | rs2 | rs1 | 110 | imm[4:1:11] | 1100011 |
| imm[12:10:5]        |  | rs2 | rs1 | 111 | imm[4:1:11] | 1100011 |
| imm[11:0]           |  |     |     |     | rs1         | 000     |
| imm[11:0]           |  |     |     |     | rs1         | 001     |
| imm[11:0]           |  |     |     |     | rs1         | 010     |
| imm[11:0]           |  |     |     |     | rs1         | 100     |
| imm[11:0]           |  |     |     |     | rs1         | 101     |
| imm[11:5]           |  | rs2 | rs1 | 000 | imm[4:0]    | 0100011 |
| imm[11:5]           |  | rs2 | rs1 | 001 | imm[4:0]    | 0100011 |
| imm[11:5]           |  | rs2 | rs1 | 010 | imm[4:0]    | 0100011 |
| imm[11:0]           |  |     |     |     | rs1         | 000     |
| imm[11:0]           |  |     |     |     | rs1         | 010     |
| imm[11:0]           |  |     |     |     | rs1         | 011     |
| imm[11:0]           |  |     |     |     | rs1         | 100     |
| imm[11:0]           |  |     |     |     | rs1         | 110     |
| imm[11:0]           |  |     |     |     | rs1         | 111     |

LUI  
 AUIPC  
 JAL  
 JALR  
 BEQ  
 BNE  
 BLT  
 BGE  
 BLTU  
 BGEU  
 LB  
 LH  
 LW  
 LBU  
 LHU  
 SB  
 SH  
 SW  
 ADDI  
 SLTI  
 SLTIU  
 XORI  
 ORI  
 ANDI

|         |       |     |     |    |         |
|---------|-------|-----|-----|----|---------|
| 0000000 | shamt | rs1 | 001 | rd | 0010011 |
| 0000000 | shamt | rs1 | 101 | rd | 0010011 |
| 0100000 | shamt | rs1 | 101 | rd | 0010011 |
| 0000000 | rs2   | rs1 | 000 | rd | 0110011 |
| 0100000 | rs2   | rs1 | 000 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 001 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 010 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 011 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 100 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 101 | rd | 0110011 |
| 0100000 | rs2   | rs1 | 101 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 110 | rd | 0110011 |
| 0000000 | rs2   | rs1 | 111 | rd | 0110011 |

SLLI  
 SRLI  
 SRAI  
 ADD  
 SUB  
 SLL  
 SLT  
 SLTU  
 XOR  
 SRL  
 SRA  
 OR  
 AND  
 FENCE  
 FENCE.I  
 ECALL  
 EBREAK  
 CSRRW  
 CSRRS  
 CSRRC  
 CSRRWI  
 CSRRSI  
 CSRRCI

|              |      |      |       |     |       |         |
|--------------|------|------|-------|-----|-------|---------|
| 0000         | pred | succ | 00000 | 000 | 00000 | 0001111 |
| 0000         | 0000 | 0000 | 00000 | 001 | 00000 | 0001111 |
| 000000000000 |      |      | 00000 | 000 | 00000 | 1110011 |
| 000000000001 |      |      | 00000 | 000 | 00000 | 1110011 |
| csr          |      | rs1  | 001   | rd  |       | 1110011 |
| csr          |      | rs1  | 010   | rd  |       | 1110011 |
| csr          |      | rs1  | 011   | rd  |       | 1110011 |
| csr          |      | zimm | 101   | rd  |       | 1110011 |
| csr          |      | zimm | 110   | rd  |       | 1110011 |
| csr          |      | zimm | 111   | rd  |       | 1110011 |

Not in 044252