
## EE 044252: Digital Systems and Computer Structure Spring 2018

#### Lecture 9a: RISC-V instruction formats



#### EE 044252: Digital Systems and Computer Structure

Topic	wk	Lectures	Tutorials	Workshop	Simulation
Arch	1	Intro. RISC-V architecture	Numbers. Codes		
	2	Switching algebra & functions	Assembly programming		
Comb	3	Combinational logic	Logic minimization	Combinational	
	4	Arithmetic. Memory	Gates		Combinational
	5	Finite state machines	Logic		
500	6	Sync FSM	Flip flops, FSM timing	Sequential	Sequential
Seq	7	FSM equiv, scan, pipeline	FSM synthesis		
	8	Serial comm, RISC-V functions	Serial comm, pipeline		
	9	RISC-V instruction formats, single cycle	Function call		
	10	Multi-cycle RISC-V	Single cycle RISC-V		Multi-cycle
μArch	11	Interrupts, pipeline RISC-V	Multi-cycle RISC-V		
	12	Dependencies in pipeline RISC-V	Microcode, interrupts		
	13		Depend. in pipeline RISC-V		

#### Outline

• RISC-V instruction formats

## Big Idea: Stored-Program Computer

First Draft of a Report on the EDVAC
by
John von Neumann
Contract No. W–670–ORD–4926
Between the
United States Army Ordnance Department and the
University of Pennsylvania
Moore School of Electrical Engineering
University of Pennsylvania

June 30, 1945

- Instructions are bit patterns, like numbers
- Therefore, programs can be stored in read/write memory like data
- Can reprogram quickly (seconds), don't have to rewire computer (days)
- Known as the "von Neumann" computers

## EDSAC (Cambridge, 1949) First General Stored-Program Computer



# Consequence #1: Everything Has a Memory Address

- - Branches and jumps use these
- Pointers are memory addresses
  - can lead to nasty bugs
- One register keeps address of instruction being executed: "Program Counter" (PC)
  - Pointer to memory

## Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
  - Each register is a word
  - lw and sw both access memory one word at a time
- So how do we represent instructions?
  - "add x10, x11, x0" is meaningless to hardware
    - Use 1's, 0's instead
  - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
    - Same 32-bit instructions used for RV32, RV64, RV128


## Instructions as Numbers (2/2)

- One word is 32 bits. Divide instruction word into "fields"
- For simplicity, define six instruction formats:
  - R-format: register-register arithmetic operations
  - I-format: register-immediate arithmetic, loads
  - S-format: stores
  - B-format: branches
  - U-format: 20-bit upper immediate
  - J-format: jumps

#### **RISC-V Instruction Formats**


0.1	00	0-	0.4	01	00	10			10		6	_			
31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	
	funct7			rs2		rs	1	funct	3		rd		ol	ocode	R-type
W						-									-
	im	m[1]	1:0]			rs	1	funct:	3		$^{\mathrm{rd}}$		or	ocode	I-type
70									107				202		
i	mm[11:5]			rs2		rs	1	funct	3		$\operatorname{imm}[4]$	4:0]	ol	code	S-type
78		11-21								100					
imm[1:	$2] \mid \text{imm}[10:$	:5]		rs2		rs	1	funct:	3	imm	ı[4:1]	imm[1]	1] or	ocode	B-type
X8.								,							8
			imn	n[31:1:	2]				32		$^{\mathrm{rd}}$		ol	ocode	U-type
53 <del>711</del>						=:									
imm[20]	0 im:	m[1(	J:1]	in	nm[11]	i	mm[1:	9:12]	7.		$_{ m rd}$		or	ocode	J-type

#### **R-Format Instruction Layout**



- 32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7 = 32
- Examples
  - opcode is a 7-bit field that lives in bits 6-0 of the instruction
  - rs2 is a 5-bit field that lives in bits 24-20 of the instruction

## R-Format Instructions opcode/funct fields



- opcode: partially specifies what instruction it is
  - 0110011<sub>two</sub> for all R-Format register-register arithmetic instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: Why aren't **opcode** and **funct7** and **funct3** a single 17-bit field?
  - We'll answer this later

## R-Format Instructions register specifiers

31	25	24	20 19	1.	5 14	12	2 11	7 6		0
funct	7	rs2	(1)	rs1	func	t3	rd	(	pcode	
7		5	11.50	5	3		5	- W	7	

- <u>rs1</u> (Source Register #1): specifies register containing first operand
- <u>rs2</u>: specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31)
   corresponding to a register number (x0-x31)

#### R-Format Example

RISC-V Assembly Instruction:

add x18,x19,x10

31	25 24	20	19 15	14	12 11	7 6 0
funct	7	rs2	rs1	funct3	rd	opcode
7	•	5	5	3	5	7
	<u> </u>	<u> </u>		i	<u> </u>	
00000	00   0	1010	10011	000	10010	0110011
ADD	r	s2=10	rs1=19	ADD	rd=18	Reg-Reg OP

#### All RV32 R-format instructions

				i .		4
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	$\operatorname{SRL}$
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
						1

Different encoding in funct7 + funct3 selects different operations

#### **I-Format Instructions**

- What about instructions with immediates?
  - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
  - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
- Define new instruction format that is mostly consistent with R-format
  - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)

#### **I-Format Instruction Layout**

31	20	19 15	5 14 12		6 0
ir	nm[11:0]	rs1	funct3	rd	opcode
	12	5	3	5	7

- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as in R-format
- imm[11:0] can hold values in range [-2048<sub>ten</sub>, +2047<sub>ten</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

#### I-Format Example

RISC-V Assembly Instruction:

addi x15,x1,-50

31	20 19	15 14 1	2 11 7	6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADD	rd=15	OP-Imm

#### All RV32 I-format Arithmetic Instructions

imm[11:	$\mathrm{imm}[11:0]$			$\operatorname{rd}$	0010011
imm[11:	imm[11:0]			rd	0010011
imm[11:	rs1	011	rd	0010011	
imm[11:	rs1	100	rd	0010011	
imm[11:	rs1	110	rd	0010011	
imm[11:	imm[11:0]			$\operatorname{rd}$	0010011
0000000	shamt	rs1	001	$\operatorname{rd}$	0010011
0000000	shamt	rs1	101	rd	0010011
<b>①</b> 000000	shamt_	rs1	101	rd	0010011
					i e

ADDI
SLTI
SLTIU
XORI
ORI
ANDI
SLLI
SRLI

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI) "Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

## Load Instructions are also I-Type

31		20 19	15	14 12	11 7	6	0
	imm[11:0]		rs1	funct3	$\operatorname{rd}$	opcode	
	12		5	3	5	7	
	offset[11:0]		base	width	dest	LOAD	

- The 12-bit signed immediate ("offset") is added to the base address in register rs1 to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

## I-Format Load Example

RISC-V Assembly Instruction:

lw x14, 8(x2)

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rsl	1 funct3	rd	opcode	
12	5	3	5	7	

00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD

#### All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	LB
imm[11:0]	rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0]	rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
		1277272		1925 CO. 1225 CO. 125 CO. 124	2200

funct3 field encodes size and signedness of load data

- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

#### S-Format Used for Stores


31 25	5 24 20	19 15	5 14 12	11 7	6	0
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
7	5	5	3	5	7	
offset[11:5]	$\operatorname{src}$	base	width	offset[4:0]	STORE	

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well as need immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design

#### S-Format Example

RISC-V Assembly Instruction:

sw x14, 8(x2)



#### All RV32 Store Instructions

					•
0100011	imm[4:0]	000	rs1	rs2	imm[11:5]
0100011	imm[4:0]	001	rs1	rs2	imm[11:5]
0100011	imm[4:0]	010	rs1	rs2	imm[11:5]
 -		'			

#### **RISC-V Conditional Branches**

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

## **Branching Instruction Usage**

- Branches typically used for loops (if-else, while, for)
  - Loops are generally small (< 50 instructions)</li>
  - Function calls and unconditional jumps handled with jump instructions (J-Format)
- Recall: Instructions stored in a localized area of memory (Code/Text)
  - Largest branch distance limited by size of code
  - Address of current instruction stored in the program counter (PC)

## **PC-Relative Addressing**

- PC-Relative Addressing: Use the immediate field as a two's-complement offset to PC
  - Branches generally change the PC by a small amount
  - Can specify  $\pm 2^{11}$  addresses from the PC
- Why not use byte address offset from PC?

## Scaling Branch Offset

- One idea: To improve the reach of a single branch instruction, multiply the offset by four before adding to PC
- This would allow one branch instruction to reach  $\pm 2^{11}$   $\times 32$ -bit instructions either side of PC
  - Four times greater reach than using byte offset



#### **Branch Calculation**

If we don't take the branch:

```
PC = PC + 4 (i.e., next instruction)
```

• If we do take the branch:

```
PC = PC + immediate*4
```

#### Observations:


 immediate is number of instructions to jump (remember, specifies words) either forward (+) or backwards (-)

Not in RV32

#### RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that ½ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach  $\pm 2^{10} \times 32$ -bit instructions either side of PC

#### **RISC-V B-Format for Branches**



- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets
  - lowest bit of offset is always zero, so no need to store it

## Branch Example, determine offset

RISC-V Code:

```
Loop: beq x19,x10,End

add x18,x18,x10

addi x19,x19,-1

j Loop

End: # target instruction

1 Count instructions from branch
```

- Branch offset = 4×32-bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)

## Branch Example, encode offset

RISC-V Code:

```
Loop: beq x19, x10, End add x18, x18, x10 addi x19, x19, -1 j Loop

End: # target instruction
```


3333333	01010	10011	1 000 ??		1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

#### RISC-V Immediate Encoding

Instruction Encodings, inst[31:0]												
31	30	25 24	21	20	19	15	14	12 11	8	7	6 0	
	funct7		rs2		rs	s1	funct3	XII	ro	l	opcode	R-type
	imm	[11:0]			r	s1	funct3	8	ro	d	opcode	I-type
58 22	E / 130	461		2				## ##		000		
i	mm[11:5]		rs2		rs	s1	funct3	XII .	imm	[4:0]	opcode	S-type
20 200		95				,		60	2000 - 0000 - 00	30000	20	_
imm[1	$2] \mid \text{imm}[10:5]$		rs2		rs	s1	funct3	in	nm[4:1]	imm[11]	opcode	B-type
			32-	oit imr	media	ates p	oroduce	ed, i	mm[31	.:0]		
31 3	30	20 1	19		12	11	10	5	4	1	0	
	·	inst[31]	] —				inst[30	0.25	] inst[:	24:21]	inst[20]	I-immediate
									- da	10		
	-	inst[31]	]—				inst[30	0:25	inst	[11:8]	inst[7]	S-immediate

 $-\inf[31] - \inf[7] \quad \inf[30:25] \quad \inf[11:8] \quad 0 \quad \text{ $B$-immediate}$ 

#### RISC-V Immediate Encoding



## **RISC-V Immediate Encoding**

	Instruction Encodings, inst[31:0]													
3	1 30	0 2	5 24	21	20	19	15	14 1	2 11	8		7	6	0
	fun	ct7		rs2		rs1		funct3		r	d		opco	de R-type
-		\+f.							21					
		imm[	11:0]			rs1		funct3		r	d		opco	de I-type
			70				-		200		1000		9.5	
	imm[	11:5]		rs2		rs1		funct3		imm	1[4:0]	1	opco	de S-type
	ACRE DO NO		*		2		- 55		(h)		222		30	
$_{ m imm}$	n[12] i	mm[10:5]		rs2		rs1		funct3	imi	n[4:1]	imn	n[1.]	opco	de B-type
	**		48	32-	bit imn	nediate	es p	roduce	d, in	ոm[ <mark>}</mark> ։	1:0]		Ú	
3 <mark>1</mark>	30		20 19		4	2 11		10	5	4		1	0	
		— iı	$\operatorname{nst}[31]$					inst[30	[:25]	inst	24:2	1]	$\mathrm{inst}[20]$	I-immediate
										541	1	- 10	1	
	inst[31]							inst[30	[:25]	inst	11:8	3]	inst[7]	S-immediate
g <u>l</u>											_	-		•
		$-\inf[3$	1] —			inst[	[7]	inst[30	):25]	inst	[11:8	3]	0	B-immediate


## **RISC-V Immediate Encoding**

Instruction Encodings, inst[31:0] 31 30 25 24 21 20 19 15 14 12 11 7 6 0 funct7 rs2funct3 rdopcode R-type rs1imm[11:0]funct3 rs1 rdopcode | I-type imm[11:5]imm[4:0]S-type rs2rs1funct3 opcode imm[10:5]imm[11]opcode imm[12]rs2rs1 funct3 imm[4:1]B-type 32-bit immediates produced, imm[31:2] 3 30 20 19 12 11 10 inst[30:25]inst[24:21]inst[31]inst[20]I-immediate inst[30:25]inst[11:8] inst[31]inst[7]S-immediate inst[7 inst[30:25]inst[11:8] B-immediate inst|31| —

Only bit 7 of instruction changes role in immediate between S and B

# Branch Example, complete encoding

beq x19,x10, offset = 16 bytes



### All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011

BEQ BNE BLT BGE BLTU BGEU

## Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
  - If moving individual lines of code, then yes
  - If moving all of code, then no
- What do we do if destination is  $> 2^{10}$  instructions away from branch?
  - Other instructions save us

## Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
  - If moving individual lines of code, then yes
  - If moving all of code, then no (because PC-relative offsets)
- What do we do if destination is > 2<sup>10</sup> instructions away from branch?
  - Other instructions save us

```
- beq x10,x0, far bne x10,x0, next \rightarrow j far next: # next instr
```

### U-Format for "Upper Immediate" instructions

31		12 11	7 6 0
imm[31:	12]	rd	opcode
20		5	7
U-immediat	te[31:12]	dest	LUI
U-immediat	te[31:12]	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - LUI Load Upper Immediate
  - AUIPC Add Upper Immediate to PC

## LUI to create long immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321 # x10 = 0x87654321
```

#### One Corner Case

How to set 0xDEADBEEF?

```
LUI \times 10, 0 \times DEADB # \times 10 = 0 \times DEADB000
ADDI \times 10, \times 10, 0 \times EEF # \times 10 = 0 \times DEADAEEF
```

ADDI 12-bit immediate is always sign-extended, if top bit is set, will subtract -1 from upper 20 bits

### Solution

How to set 0xDEADBEEF?

```
LUI \times 10, 0 \times DEADC # \times 10 = 0 \times DEADC000
```

ADDI x10, x10, 0xEEF # x10 = 0xDEADBEEF

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this:

li x10, 0xDEADBEEF # Creates two instructions

#### **AUIPC**

- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing
- Label: AUIPC x10, 0 # Puts address of label in x10

## J-Format for Jump Instructions

31	30		21	20	19	12 11	7	7 6	0
imm[20]		imm[10:1]		imm[11]	imm[19:12		rd	opcode	
1		10		1	8		5	7	
		offset[2	20:1	]		(	$\operatorname{dest}$	$\operatorname{JAL}$	

- JAL saves PC+4 in register rd (the return address)
  - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2<sup>19</sup> locations, 2 bytes apart
  - ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost
  - Offset field 20 bits. Append '0' bit. Resulting offset is 21 bits, even number

### Uses of JAL

```
# j pseudo-instruction
j Label = jal x0, Label # Discard return address
# Call function within 2<sup>18</sup> instructions of PC
jal ra, FuncName
```

## JALR Instruction (I-Format)

31		20 19	15 14 12	11	7 6	0
	imm[11:0]	rs1	funct3	rd	opcode	
	12	5	3	5	7	
	offset[11:0]	base	0	dest	$\operatorname{JALR}$	

- JALR rd, rs, immediate
  - Writes PC+4 to rd (return address)
  - Sets PC = rs + immediate
  - Uses same immediates as arithmetic and loads
    - no multiplication by 2

### Uses of JALR

```
# ret and jr psuedo-instructions
ret = jr ra = jalr x0, ra, 0
# Call function at any 32-bit absolute address
lui x1, <hi20bits>
jalr ra, x1, <lo12bits>
# Jump PC-relative with 32-bit offset
auipc x1, <hi20bits>
jalr x0, x1, <lo12bits>
```

### Summary of RISC-V Instruction Formats

31	30	25	24	21	20	19	15	5 14	12	11 8	}	7	6	0	
	funct7		<u> </u>	rs2		r	rs1	funct	3	r	rd		opco	ode	R-type
84 <u></u>								q							
× .	im	m[11]	1:0]			r	rs1	funct	.3	r	rd		opco	ode	I-type
79															,
i	mm[11:5]			rs2		r	rs1	funct	.3	imn	n[4:0]		opco	ode	S-type
												-			
imm[1]	$2] \mid \text{ imm}[10:$	:5]		rs2		r	rs1	funct	3	imm[4:1]	imm	n[11]	opco	ode	B-type
¥3															1
			imm	ı[31:12	2]					r	rd		opco	ode	U-type
10						-									
imm[2]	0 im	m[10]	J:1]	im	nm[11]	1	imm[1]	[9:12]		r	$^{\mathrm{rd}}$		opco	ode	J-type

# Complete RV32I ISA

	imm[31:12]	rd	0110111	LUI		
	imm[31:12]	rd	0010111	AUIPC		
in	nm[20 10:1 11 1]	rd	1101111	JAL		
imm[11	1:0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11	1:0]	rs1	000	rd	0000011	LB
imm[11	1:0]	rs1	001	rd	0000011	LH
imm[11	1:0]	rs1	010	rd	0000011	LW
imm[1]	1:0]	rs1	100	rd	0000011	LBU
imm[11	1:0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11	1:0]	rs1	000	rd	0010011	ADDI
imm[1]	1:0]	rs1	010	rd	0010011	SLTI
imm[11	1:0]	rs1	011	rd	0010011	SLTIU
imm[11	1:0]	rs1	100	rd	0010011	XORI
imm[11	[0:1	rs1	110	rd	0010011	ORI
imm[11	1:0]	rs1	111	rd	0010011	ANDI
0000000	1 1	-	001	1	0010011	OTTT

		•					
0000000	0000000 shamt		rs1	001	$^{\mathrm{rd}}$	0010011	
0000000		$\operatorname{shamt}$	rs1	101	$^{\mathrm{rd}}$	0010011	
0100000		$\operatorname{shamt}$	rs1	101	$^{\mathrm{rd}}$	0010011	
0000000		rs2	rs1	000	$^{\mathrm{rd}}$	0110011	
0100000		rs2	rs1	000	$^{\mathrm{rd}}$	0110011	
0000000		rs2	rs1	001	rd	0110011	
0000000		rs2	rs1	010	$^{\mathrm{rd}}$	0110011	
0000000		rs2	rs1	011	$^{\mathrm{rd}}$	0110011	
0000000	0000000 rs2		rs1	100	$^{\mathrm{rd}}$	0110011	
0000000	0000000		rs1	101	rd	0110011	
0100000		rs2	rs1	101	$\operatorname{rd}$	0110011	
0000000		rs2	rs1	110	rd	0110011	
0000000		rs2	rs1	111	rd	0110011	
0000	pred	succ	00000	000	00000	0001111	
0000	0000	0000	00000	001	00000	0001111	
0000	0000000	00	00000	000	00000	1110011	
0000	0000000	01	00000	000	00000	1110011	
	csr		rs1	001	- o rd	1110011	
	csr	Not i	$n^{\pm 1}$ 4	Z 018 5	rd	1110011	
	csr		rsi	011	rd	1110011	
	csr			101	rd	1110011	
	csr		zimm	110	rd	1110011	
	csr		zimm	111	rd	1110011	

SLLI SRLI SRAI ADD **SUB** SLL SLT SLTU XOR SRL SRA OR AND FENCE FENCE.I ECALL **EBREAK CSRRW** CSRRS **CSRRC CSRRWI**