

# EE 044252: Digital Systems and Computer Structure

Winter 2018

## Lecture 1: *Course Introduction and RISC-V Architecture*



Instructors:

**Shahar Kvatinsky, Nir Katzir, Reuven Dobkin**




**Find us on Moodle**

# Following...

- Berkeley CS61C by Randy Katz and Krste Asanović
- Stanford EE108 by Subhasish Mitra and Bill Dally
- Technion 044145/234145 and 044262/234262
- And the rest of the world

# Course Information

- Course Web on [moodle.technion.ac.il](http://moodle.technion.ac.il)
- Instructors: Shahar Kvatinsky, Nir Katzir, Reuven Dobkin
- Teaching Staff:
  - Head TA: Maroun Tork
  - TAs: Ben Perach, Ori Linial, Rotem Ben Hur
  - Verilog Workshops: Adi Eliahu, Leonid Azriel
  - Simulations: Moshe Kimhi, Basel Diab
- Textbooks:
  - Dally, *Digital Design*
  - Kohavi and Jha, *Switching and Finite Automata Theory*
  - Patterson & Hennessey, *Computer Organization and Design, RISC-V ed.*



# More Course Information

- Midterm (M): 15.05.2019 (magen), 20%
- Final exam (E) – A-term: 04.07.2019
- Final exam (E) – B-term: 07.10.2019
- Quizzes (Q) – 3% (compulsory)
- Solve homework first, come to tutorials second
  - We solve only some of the questions in tutorials
  - Some tutorial sessions teach new stuff
- Workshops on Verilog (Hardware Description Language) details
- Simulations (S) in pairs (27%)
- Final grade:  $E > 54 \text{ ? } \max(E+S+Q+M, E+S+Q) : E$

# EE 044252: Digital Systems and Computer Structure


Topic	wk	Lectures	Tutorials	Workshop	Simulation
Arch	1	Intro. RISC-V architecture	Numbers. Codes		
Comb	2	Switching algebra & functions	Assembly programming		
	3	Combinational logic	Logic minimization	Combinational	
	4	Arithmetic. Memory	Gates		Combinational
Seq	5	Finite state machines	Logic		
	6	Sync FSM	Flip flops, FSM timing	Sequential	Sequential
	7	FSM equiv, scan, pipeline	FSM synthesis		
	8	Serial comm, memory instructions	Serial comm, pipeline		
μArch	9	Function call, single cycle RISC-V	Function call		
	10	Multi-cycle RISC-V	Single cycle RISC-V		Multi-cycle
	11	Interrupts, pipeline RISC-V	Multi-cycle RISC-V		
	12	Dependencies in pipeline RISC-V	Microcode, interrupts		
	13		Depend. in pipeline RISC-V		

# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

# Agenda of Lecture 1

- **Computers**
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



1944: Colossus:  
world's first  
electronic  
**programmable**  
digital computer;  
used by British  
codebreakers  
during World  
War II

(recall Enigma)

\*programmed by switches and plugs and not by a stored program



2019

Personal  
Mobile  
Devices



Network  
Edge  
Devices

2019





# 2018 Machine Structures

Software | Hardware


- **Parallel Requests**  
Assigned to computer  
e.g., Search “cats”
- **Parallel Threads**  
Assigned to core (CPU)  
e.g., Lookup, Ads
- **Parallel Instructions**  
>1 instruction @ one time  
e.g., 5 pipelined instructions
- **Parallel Data**  
>1 data item @ one time  
e.g., Add of 4 pairs of words
- **Hardware descriptions**  
All gates functioning in parallel  
at same time

*Harness  
Parallelism &  
Achieve High  
Performance*

Warehouse-  
Scale  
Computer



Smart  
Phone



# Agenda of Lecture 1

- Computers
- **Great Ideas in Computer Architecture**
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion

# Seven Great Ideas in Computer Architecture

## **Fundamental:**

1. The discrete (“digital”) approach to representing information
2. The stored-program (“Von Neumann”) architecture

## **Practicality:**

3. Abstraction (Layers of Representation/Interpretation)

## **Performance and dependability:**

4. Moore’s Law (Exploit technology trends)
5. Principle of Locality (Memory Hierarchy)
6. Parallelism
7. Dependability via Redundancy


# #1: Discrete Representation (“Digital”) + Regeneration

- Continuous-value representation is very efficient:
  - the exact value of a voltage, translated to a number, can represent an “infinite” amount of information, **BUT**
- Cannot be passed on reliably
- Discrete (digital):
  - There is only a small (2 in binary representation) number of “legal” values
  - A received value is “corrected” to the nearest legal value (regeneration)
  - Less efficient (theoretically), but works even in lousy components!

## #2: The Stored-Program (“Von Neumann”) Architecture

- The hardware (“processor”) is fixed
  - efficient for manufacturing + low cost made possible by high volume
- It repeatedly reads instructions from memory and executes them
  - can do anything, just need to change the program
- Remark: there are alternative approaches
  - Hardware that can be reconfigured for a desired computation
    - flexibility by reconfiguration of the computing hardware
    - Example: Field Programmable Gate Arrays (FPGA)
  - In-memory (including associative) computing

# Great Idea #3: Abstraction (Levels of Representation/Interpretation)





```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

```
lw $t0, 0($2)
lw $t1, 4($2)
sw $t1, 0($2)
sw $t0, 4($2)
```

Anything can be represented  
as a *number*,  
i.e., data or instructions

```
0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
```





## #4: Moore's Law






Fig. 2 Number of components per integrated function for minimum cost per component extrapolated vs time.




Gordon Moore  
Intel Cofounder

# Great Idea #5: Principle of Locality/ Memory Hierarchy




# Great Idea #6: Parallelism



# Great Idea #7: Dependability via Redundancy


- Redundancy so that a failing piece doesn't make the whole system fail



Increasing transistor density reduces the cost of redundancy

# Why are Logic and Architecture Exciting Today?

## Stuttering




# Old Conventional Wisdom

- Moore's Law = faster, cheaper, lower-power general-purpose computers each year
- In glory days (pre-2000), 1%/week performance improvement!
- Dumb to compete by designing parallel or specialized computers
- By time you've finished design, next generation of general-purpose will beat you



# New Conventional Wisdom



Google TPU2  
(Tensor Processing Unit)  
Specialized Engine for NN training  
Deployed in cloud  
45 TFLOPS/chip




Serious heatsinks!

# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- **Assembly Language**
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



# Levels of Representation/Interpretation




```
temp = v[k];  
v[k] = v[k+1];  
v[k+1] = temp;
```

```
lw    $t0, 0($2)  
lw    $t1, 4($2)  
sw    $t1, 0($2)  
sw    $t0, 4($2)
```

Anything can be represented  
as a *number*,  
i.e., data or instructions

```
0000 1001 1100 0110 1010 1111 0101 1000  
1010 1111 0101 1000 0000 1001 1100 0110  
1100 0110 1010 1111 0101 1000 0000 1001  
0101 1000 0000 1001 1100 0110 1010 1111
```



# Instruction Set Architecture (ISA)

- Job of a CPU (*Central Processing Unit*, aka *Core*): execute *instructions*
- Instructions: CPU's primitives operations
  - Like a sentence: operations (verbs) applied to operands (objects) processed in sequence ...
  - With additional operations to change the sequence
- CPUs belong to “families,” each implementing its own set of instructions
- CPU's particular set of instructions implements an *Instruction Set Architecture (ISA)*
  - Examples: ARM, Intel x86, MIPS, RISC-V, IBM/Motorola PowerPC (old Mac), Intel IA64, ...

# Instruction Set Architectures

- Early trend: add more instructions to new CPUs for elaborate operations
  - VAX architecture had an instruction to multiply polynomials!
- RISC philosophy (Cocke IBM, Patterson UCB, Hennessy Stanford, 1980s) – *Reduced Instruction Set Computing*
  - Keep the instruction set small and simple, in order to build fast hardware
  - Let software do complicated operations by composing simpler ones

## On the Moodle site

SYNTHETIC CODE INSTRUCTION SET			
<b>RT5400 Multiply Extension</b>			
INSTRUCODE			
inst.1, r1	inst.2, r2	inst.3, r3	inst.4, r4
inst.5, r5	inst.6, r6	inst.7, r7	inst.8, r8
inst.9, r9	inst.10, r10	inst.11, r11	inst.12, r12
inst.13, r13	inst.14, r14	inst.15, r15	inst.16, r16
inst.17, r17	inst.18, r18	inst.19, r19	inst.20, r20
inst.21, r21	inst.22, r22	inst.23, r23	inst.24, r24
inst.25, r25	inst.26, r26	inst.27, r27	inst.28, r28
inst.29, r29	inst.30, r30	inst.31, r31	inst.32, r32
inst.33, r33	inst.34, r34	inst.35, r35	inst.36, r36
inst.37, r37	inst.38, r38	inst.39, r39	inst.40, r40
inst.41, r41	inst.42, r42	inst.43, r43	inst.44, r44
inst.45, r45	inst.46, r46	inst.47, r47	inst.48, r48
inst.49, r49	inst.50, r50	inst.51, r51	inst.52, r52
inst.53, r53	inst.54, r54	inst.55, r55	inst.56, r56
inst.57, r57	inst.58, r58	inst.59, r59	inst.60, r60
inst.61, r61	inst.62, r62	inst.63, r63	inst.64, r64
inst.65, r65	inst.66, r66	inst.67, r67	inst.68, r68
inst.69, r69	inst.70, r70	inst.71, r71	inst.72, r72
inst.73, r73	inst.74, r74	inst.75, r75	inst.76, r76
inst.77, r77	inst.78, r78	inst.79, r79	inst.80, r80
inst.81, r81	inst.82, r82	inst.83, r83	inst.84, r84
inst.85, r85	inst.86, r86	inst.87, r87	inst.88, r88
inst.89, r89	inst.90, r90	inst.91, r91	inst.92, r92
inst.93, r93	inst.94, r94	inst.95, r95	inst.96, r96
inst.97, r97	inst.98, r98	inst.99, r99	inst.100, r100
inst.101, r101	inst.102, r102	inst.103, r103	inst.104, r104
inst.105, r105	inst.106, r106	inst.107, r107	inst.108, r108
inst.109, r109	inst.110, r110	inst.111, r111	inst.112, r112
inst.113, r113	inst.114, r114	inst.115, r115	inst.116, r116
inst.117, r117	inst.118, r118	inst.119, r119	inst.120, r120
inst.121, r121	inst.122, r122	inst.123, r123	inst.124, r124
inst.125, r125	inst.126, r126	inst.127, r127	inst.128, r128
inst.129, r129	inst.130, r130	inst.131, r131	inst.132, r132
inst.133, r133	inst.134, r134	inst.135, r135	inst.136, r136
inst.137, r137	inst.138, r138	inst.139, r139	inst.140, r140
inst.141, r141	inst.142, r142	inst.143, r143	inst.144, r144
inst.145, r145	inst.146, r146	inst.147, r147	inst.148, r148
inst.149, r149	inst.150, r150	inst.151, r151	inst.152, r152
inst.153, r153	inst.154, r154	inst.155, r155	inst.156, r156
inst.157, r157	inst.158, r158	inst.159, r159	inst.160, r160
inst.161, r161	inst.162, r162	inst.163, r163	inst.164, r164
inst.165, r165	inst.166, r166	inst.167, r167	inst.168, r168
inst.169, r169	inst.170, r170	inst.171, r171	inst.172, r172
inst.173, r173	inst.174, r174	inst.175, r175	inst.176, r176
inst.177, r177	inst.178, r178	inst.179, r179	inst.180, r180
inst.181, r181	inst.182, r182	inst.183, r183	inst.184, r184
inst.185, r185	inst.186, r186	inst.187, r187	inst.188, r188
inst.189, r189	inst.190, r190	inst.191, r191	inst.192, r192
inst.193, r193	inst.194, r194	inst.195, r195	inst.196, r196
inst.197, r197	inst.198, r198	inst.199, r199	inst.200, r200
inst.201, r201	inst.202, r202	inst.203, r203	inst.204, r204
inst.205, r205	inst.206, r206	inst.207, r207	inst.208, r208
inst.209, r209	inst.210, r210	inst.211, r211	inst.212, r212
inst.213, r213	inst.214, r214	inst.215, r215	inst.216, r216
inst.217, r217	inst.218, r218	inst.219, r219	inst.220, r220
inst.221, r221	inst.222, r222	inst.223, r223	inst.224, r224
inst.225, r225	inst.226, r226	inst.227, r227	inst.228, r228
inst.229, r229	inst.230, r230	inst.231, r231	inst.232, r232
inst.233, r233	inst.234, r234	inst.235, r235	inst.236, r236
inst.237, r237	inst.238, r238		

[illegible][illegible]

# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- **RISC-V Architecture**
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



# What is RISC-V?

- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
- Experiencing rapid uptake in both industry and academia
- Both proprietary and open-source core implementations
- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers
  - 32-bit, 64-bit, and 128-bit variants
  - We use 32-bit (RV32) in class, textbook uses 64-bit (RV64)
- Standard maintained by non-profit RISC-V Foundation

## Platinum:

## Foundation Members (60+)



## Gold, Silver, Auditors:



# Agenda of Lecture 1


- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- **Registers vs. Variables**
- RISC-V Instructions
- C-to-RISC-V Patterns
- Conclusion



# Assembly Variables: Registers

- Unlike HLL like C or Java, assembly does not have *variables* as you know and love them
  - More primitive, closer to what simple hardware can directly support
- Assembly operands are objects called registers
  - Limited number of special places to hold values
  - Built directly into the hardware
  - Operations can only be performed on these!
- Benefit: Since registers are directly in hardware, they are very fast (faster than 1 ns - light travels 1 foot in 1 ns!!! )

# Registers live inside the Processor



# How many RISC-V Registers ?

- Drawback: Since registers are in hardware, there are a limited number of them
  - Solution: program must be carefully written to efficiently use registers
- 32 registers in RISC-V, referred to by number **x0 – x31**
  - Registers are also given symbolic names, described later
  - Why 32? **Smaller is faster, but too small is bad**
  - Groups of 32 bits called a word in RISC-V ISA
    - P&H CoD textbook uses the 64-bit variant RV64 (explain differences later)
    - In class we use RV32 and registers are 32 bits each
- **x0** is special, always holds value zero
  - So really only 31 registers able to hold variable values

# C Variables vs. Registers

- In C (and most HLLs):
  - Variables declared and given a type
    - Example: `int fahr, celsius;`  
`char a, b, c, d, e;`
  - Each variable can ONLY represent a value of the type it was declared (e.g., cannot mix and match *int* and *char* variables)
- In Assembly Language:
  - Registers have no type
  - **Operation** determines how register contents are interpreted


# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- **RISC-V Instructions**
- C-to-RISC-V Patterns
- Conclusion

# RISC-V Instruction Assembly Syntax

- Instructions have an **opcode** and **operands**

- E.g., **add x1, x2, x3**      **# x1 = <x2> + <x3>**



# Addition and Subtraction of Integers

- Addition in Assembly

- Example: `add x1, x2, x3` (in RISC-V)

- Equivalent to:  $a = b + c$  (in C)

where C variables  $\Leftrightarrow$  RISC-V registers are:

$a \Leftrightarrow x1, b \Leftrightarrow x2, c \Leftrightarrow x3$

- Subtraction in Assembly

- Example: `sub x3, x4, x5` (in RISC-V)

- Equivalent to:  $d = e - f$  (in C)

where C variables  $\Leftrightarrow$  RISC-V registers are:

$d \Leftrightarrow x3, e \Leftrightarrow x4, f \Leftrightarrow x5$

# Example

- How to do the following C statement?

`a = b + c + d - e;`

- Break into multiple instructions

`add x10, x1, x2    # temp = b + c`

`add x10, x10, x3   # temp = temp + d`

`sub x10, x10, x4   # a = temp - e`

- **A single line of C may turn into several RISC-V instructions**



# Immediates

- Immediates are numerical constants
- They appear often in code, so there are special instructions for them
- Add Immediate:

`f = g - 10` (in C)


`addi x3, x4, -10` (in RISC-V)

- Syntax similar to `add` instruction, except that last argument is a number instead of a register
- Another example:

`f = g` (in C)


`add x3, x4, x0` (in RISC-V)

# Data Transfer: Load from and Store to memory



# Memory Addresses are in Bytes


- Data typically smaller than 32 bits, but rarely smaller than 8 bits (e.g., char type)—works fine if everything is a multiple of 8 bits
- 8 bit chunk is called a *byte* (1 word = 4 bytes)
- Memory addresses are really in *bytes*, not words
- Word addresses are 4 bytes apart
  - Word address is same as address of rightmost byte – least-significant byte (i.e. Little-endian convention)



# Transfer from Memory to Register

- C code

```
int  A[100];  
g = h + A[3];
```



# Transfer from Register to Memory

- C code

```
int  A[100];  
A[10] = h + A[3];
```

- Using Store Word ( $s_w$ ) in RISC-V:

```
lw    x10, 12(x13)    # Temp reg x10 gets A[3]  
add   x10, x12, x10    # Temp reg x10 gets h + A[3]  
sw    x10, 40(x13)    # A[10] = h + A[3]
```

Note:     x13 – base register (pointer)  
          12, 40 – offsets in bytes  
          x13+12 and x13+40 must be multiples of 4 (why?)

# Loading and Storing Bytes

- In addition to word data transfers ( $lw$ ,  $sw$ ), RISC-V has **byte** data transfers:
  - load byte: **lb**
  - store byte: **sb**
- Same format as  $lw$ ,  $sw$
- E.g., **lb x10, 3(x11)**
  - contents of memory location with address = sum of “3” + contents of register x11 is copied to the **low byte position** of register x10

RISC-V also has “unsigned byte” load (**lbu**) which zero extends to fill register. Why no unsigned store byte **sbu**?



## Your turn

```
addi x11,x0,0x3f5
```

```
sw x11,0(x5)
```

```
lb x12,1(x5)
```

Answer	x12
RED	0x5
GREEN	0xf
ORANGE	0x3
YELLOW	0xffffffff

# The HexaDecimal Code

0x     3         f         5

0b  0011 1111 0101

32-bit:

0x 00 00 03 f5

0b 0000 0000 0000 0011 1111 0101

Decimal	Binary	Hexadecimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	A
11	1011	B
12	1100	C
13	1101	D
14	1110	E
15	1111	F



## Your turn

```
addi x11,x0,0x3f5
```

```
sw x11,0(x5)
```

```
lb x12,1(x5)
```

Answer	x12
RED	0x5
GREEN	0xf
ORANGE	0x3
YELLOW	0xffffffff

# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- **RISC-V Instructions**
- C-to-RISC-V Patterns
- Conclusion

# Instructions we learnt so far

- `add x10, x10, x3`
- `sub x10, x10, x4`
- `addi x3,x4,-10`
  
- `lw x10,12(x13)`
- `sw x10,40(x13)`
- `lb x10, 3(x11)`

# Speed of Registers vs. Memory

- Given that
  - Registers: 32 words (128 Bytes)
  - Memory (DRAM): Billions of bytes (2 GB to 8 GB on most laptop)
- and physics dictates...
  - Smaller is faster
- How much faster are registers than DRAM??
- About 100-500 times faster!
  - in terms of *latency* of one access

# RISC-V Logical Instructions

- Useful for operating on fields of bits within a word
  - e.g., 8-bit character within a word
- Operations to pack /unpack bits into words called *logical operations*

Logical operations	C operators	Java operators	RISC-V instructions
Bit-by-bit AND	&	&	<b>and</b>
Bit-by-bit OR			<b>or</b>
Bit-by-bit XOR	^	^	<b>xor</b>
Shift left logical	<<	<<	<b>sll</b>
Shift right logical	>>	>>	<b>srl</b>

# Logical Shifting

- Shift Left Logical: `slli x11, x12, 2`      `# x11 = x12<<2`
  - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), **inserting 0's** on right;    same as “<<” in C
  - Before: 0000 0000 0000 0000 0000 0000 0000 0010 (=2)
  - After: 0000 0000 0000 0000 0000 0000 0000 1000 (=8)
  - What arithmetic effect does shift left have?    **Multiply by  $2^k$**
- Shift Right Logical: `srlr` is opposite shift; same as “>>” in C
  - **Zero bits inserted at left of word**, right bits shifted off end
  - Arithmetic effect?    **Divide by  $2^k$**

# Warning: Arithmetic Shifting

- *Shift right arithmetic (srai)* moves  $n$  bits to the right (insert high-order sign bit into empty bits)

- For example, if register x10 contained

1111 1111 1111 1111 1111 1111 1110 0111 =  $-25_{\text{ten}}$

- If execute **srai x10,x10,4** , the result is:

1111 1111 1111 1111 1111 1111 1111 1110 =  $-2_{\text{ten}}$

- Unfortunately, this is NOT same as dividing by  $2^k$ 
  - Fails for odd negative numbers
  - C arithmetic semantics is that division should round towards 0

# Computer Decision Making

- Based on C language *if*-statement
- RISC-V:

**beq register1, register2, L1**

means: if <register1> == <register2> go to statement labeled L1  
else go to next statement

- **beq** stands for *branch if equal*
- The other instruction: **bne** for *branch if not equal*



# Types of Branches

- **Branch** – change of control flow
- **Conditional Branch** – change control flow depending on comparison
  - **beq** and **bne**
  - Also branch if less than (**blt**) and branch if greater than or equal (**bge**)
- **Unconditional Branch** – always branch
  - jump (**j**)

# Agenda of Lecture 1


- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- **C-to-RISC-V Patterns**
- Conclusion

## Example *if* Statement

- Given assignment of C variables to registers, compile this *if* block into **RISC-V assembly**

```
if (i == j)          bne x13,x14,Exit
    f = g + h;        add x10,x11,x12
Exit:
```

f	x10
g	x11
h	x12
i	x13
j	x14




## Example *if-else* Statement

- Given same register assignments,  
compile

```
if (i == j)                bne x13,x14,Else
    f = g + h;             add x10,x11,x12
else                        j Exit
    f = g - h; Else: sub x10,x11,x12
Exit:
```

f	x10
g	x11
h	x12
i	x13
j	x14



# Magnitude Compares in RISC-V

- Until now, we've only tested equalities (`==` and `!=` in C); General programs need to test `<` and `>` as well.
- RISC-V magnitude-compare branches:
  - “Branch on Less Than”  
Syntax: `blt reg1, reg2, label`  
Meaning: `if (<reg1> “<” <reg2>) // treat registers as signed integers  
go to label;`
  - “Branch on Less Than Unsigned”  
Syntax: `bltu reg1, reg2, label`  
Meaning: `if (<reg1> “<” <reg2>) // treat registers as unsigned integers  
go to label;`

# C Loop Mapped to RISC-V Assembly

```
int A[20];  
int sum = 0;  
for (int i=0; i<20; i++)  
    sum += A[i];
```

```
add x9,x8,x0      # x9=&A[0]  
add x10,x0,x0     # sum=0  
add x11,x0,x0     # i=0  
addi x13,x0,20    # x13=20  
Loop:  
    lw x12,0(x9)   # x12=A[i]  
    add x10,x10,x12 # sum+=  
    addi x9,x9,4    # &A[i++]  
    addi x11,x11,1  # i++  
    blt x11,x13,Loop
```

# Agenda of Lecture 1

- Computers
- Great Ideas in Computer Architecture
- Assembly Language
- RISC-V Architecture
- Registers vs. Variables
- RISC-V Instructions
- C-to-RISC-V Patterns
- **Conclusion**

## In Conclusion,...

- Instruction set architecture (ISA) specifies the set of commands (instructions) a computer can execute
- Hardware registers provide a few very fast variables for instructions to operate on
- RISC-V ISA requires software to break complex operations into a string of simple instructions, but enables faster, simple hardware
- Assembly code is human-readable version of computer's native machine code, converted to binary by an *assembler*



# Review Quiz

Which of the following is TRUE?

**RED:** `add x10, x11, 4 (x12)` is valid in RV32

**GREEN:** can byte-address 8GB of memory with an RV32 word

**ORANGE:** `imm` must be multiple of 4 for `lw x10, imm(x10)` to be valid

**YELLOW:** None of the above

# Review Quiz

Which of the following is TRUE?

**RED:** `add x10, x11, 4 (x12)` is valid in RV32

**GREEN:** can byte-address 8GB of memory with an RV32 word

**ORANGE:** `imm` must be multiple of 4 for `lw x10, imm(x10)` to be valid

**YELLOW:** None of the above

# Break!

