

# Digital Logic and Computer Architecture - CS322M

## Satyajit Das

Assistant Professor, Dept CSE Co-Founder – Revin Tech satyajit.das@iitg.ac.in

## What will we learn?


- Timing of Sequential Logic
  - Setup time
  - Hold time
- Clock frequency
- Metastability and prevention

# **Timing**

- Flip-flop samples D at clock edge
- D must be stable when it is sampled
- Similar to a photograph, D must be stable around the clock edge
- If D is changing when it is sampled, metastability can occur
  - Recall that a flip-flop copies the input D to the output Q on the rising edge of the clock. This process is called sampling D on the clock edge. If D is stable at either 0 or 1 when the clock rises, this behavior is clearly defined. But what happens if D is changing at the same time the clock rises?


## **Input Timing Constraints**

- Setup time: t<sub>setup</sub> = time before the clock edge that data must be stable (i.e. not changing)
- Hold time: t<sub>hold</sub> = time after the clock edge that data must be stable
- Aperture time: t<sub>a</sub> = time around clock edge that data must be stable (t<sub>a</sub> = t<sub>setup</sub> + t<sub>hold</sub>)




## **Output Timing Constraints**

- Propagation delay: t<sub>pcq</sub> = time after clock edge that the output Q is guaranteed to be stable (i.e., to stop changing)
- Contamination delay: t<sub>ccq</sub> = time after clock edge that Q might be unstable (i.e., start changing)




# **Dynamic Discipline**

- The input to a synchronous sequential circuit must be stable during the aperture (setup and hold) time around the clock edge.
- Specifically, the input must be stable
  - at least t<sub>setup</sub> before the clock edge
  - at least until t<sub>hold</sub> after the clock edge




# **Dynamic Discipline**

The delay between registers has a minimum and maximum delay, dependent on the delays of the circuit elements




- The clock period or cycle time, T<sub>c</sub>, is the time between rising edges of a repetitive clock signal. Its reciprocal, f<sub>c</sub>=1/T<sub>c</sub>, is the clock frequency.
- All else being the same, increasing the clock frequency increases the work that a digital system can accomplish per unit time.
- Frequency is measured in units of Hertz (Hz), or cycles per second:
  - 1 megahertz (MHz) 10<sup>6</sup> Hz
  - 1 gigahertz (GHz) 10<sup>9</sup> Hz.


- The setup time constraint depends on the maximum delay from register R1 through the combinational logic.
- The input to register R2 must be stable at least  $t_{\text{setup}}$  before the clock edge.



- The setup time constraint depends on the maximum delay from register R1 through the combinational logic.
- The input to register R2 must be stable at least  $t_{\text{setup}}$  before the clock edge.



- The setup time constraint depends on the maximum delay from register R1 through the combinational logic.
- The input to register R2 must be stable at least  $t_{\text{setup}}$  before the clock edge.




$$T_c >= t_{pcq} + t_{pd} + t_{setup}$$

$$t_{pd} <= T_c - (t_{pcq} + t_{setup})$$


## **Hold Time Constraint**

- The hold time constraint depends on the minimum delay from register R1 through the combinational logic.
- The input to register R2 must be stable for at least  $t_{hold}$  after the clock edge.




## **Hold Time Constraint**

- The hold time constraint depends on the minimum delay from register R1 through the combinational logic.
- The input to register R2 must be stable for at least  $t_{hold}$  after the clock edge.




## **Hold Time Constraint**

- The hold time constraint depends on the minimum delay from register R1 through the combinational logic.
- The input to register R2 must be stable for at least  $t_{hold}$  after the clock edge.



# **Timing Analysis**



### **Timing Characteristics**

$$t_{ccq}$$
 = 30 ps

$$t_{pcq} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}}$$
 = 70 ps

$$\underline{b} \quad t_{cd} = 25 \text{ ps}$$

## $t_{pd} =$

$$t_{cd} =$$


#### **Setup time constraint:**

$$T_c \ge$$

$$f_c = 1/T_c =$$

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

# **Timing Analysis**



$$t_{pd}$$
 = 3 x 35 ps = 105 ps

$$t_{cd} = 25 \text{ ps}$$

#### **Setup time constraint:**

$$T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

$$f_c = 1/T_c = 4.65 \text{ GHz}$$

#### **Timing Characteristics**

$$t_{ccq}$$
 = 30 ps

$$t_{pca} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$

$$t_{\text{hold}}$$
 = 70 ps


$$\begin{array}{c|c} & & = 35 \text{ ps} \\ \hline b & & = 25 \text{ ps} \\ \hline \\ t_{cd} & & = 25 \text{ ps} \\ \end{array}$$

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

$$(30 + 25) ps > 70 ps ? No!$$

# **Fixing Hold Time Violation**

#### Add buffers to the short paths:



$$t_{pd} =$$

$$t_{cd} =$$

#### **Setup time constraint:**

$$T_c \ge$$

$$f_c =$$

#### **Timing Characteristics**

$$t_{ccq}$$
 = 30 ps

$$t_{pca} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$


$$t_{\text{hold}}$$
 = 70 ps

$$\begin{array}{c|c} & & = 35 \text{ ps} \\ \hline b & & = 25 \text{ ps} \\ \hline \\ t_{cd} & & = 25 \text{ ps} \\ \end{array}$$

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

# **Fixing Hold Time Violation**

#### Add buffers to the short paths:



$$t_{pd}$$
 = 3 x 35 ps = 105 ps

$$t_{cd}$$
 = 2 x 25 ps = 50 ps

#### **Setup time constraint:**

$$T_c \ge (50 + 105 + 60) \text{ ps} = 215 \text{ ps}$$

$$f_c = 1/T_c = 4.65 \text{ GHz}$$

#### **Timing Characteristics**

$$t_{cca}$$
 = 30 ps

$$t_{pca} = 50 \text{ ps}$$

$$t_{\text{setup}} = 60 \text{ ps}$$


$$t_{\text{hold}}$$
 = 70 ps

$$t_{\text{ccq}} + t_{cd} > t_{\text{hold}}$$
?

$$(30 + 50) ps > 70 ps ? Yes!$$


## **Clock Skew**

- The clock doesn't arrive at all registers at the same time
- Skew is the difference between two clock edges
- Examine the worst case to guarantee that the dynamic discipline is not violated for any register – many registers in a system!




# **Setup Time Constraint with Clock Skew**

In the worst case, the CLK2 is earlier than CLK1




## **Setup Time Constraint with Clock Skew**

In the worst case, the CLK2 is earlier than CLK1




# **Setup Time Constraint with Clock Skew**

In the worst case, the CLK2 is earlier than CLK1




## **Hold Time Constraint with Clock Skew**

In the worst case, CLK2 is later than CLK1




## **Hold Time Constraint with Clock Skew**

In the worst case, CLK2 is later than CLK1



## **Hold Time Constraint with Clock Skew**


In the worst case, CLK2 is later than CLK1




# **Violating the Dynamic Discipline**

 Asynchronous (for example, user) inputs might violate the dynamic discipline








## Metastability

- Any bi-stable device has two stable states and a metastable state between them
- A flip-flop has two stable states (1 and 0) and one metastable state
- If a flip-flop lands in the metastable state, it could stay there for an undetermined amount of time



# Metastability


■ T<sub>0</sub>/T<sub>c</sub> describes the probability that the input changes at a bad time, i.e., during the aperture time

$$P(t_{res} > t) = (T_0/T_c) e^{-t/\tau}$$

- **t** is a time constant indicating how fast the flip-flop moves away from the metastable state; it is related to the delay through the cross-coupled gates in the flip-flop
- In short, if a flip-flop samples a metastable input, if you wait long enough (t), the output will have resolved to 1 or 0 with high probability.


## **Synchronizers**

- Asynchronous inputs (D) are inevitable (user interfaces, systems with different clocks interacting, etc.).
- The goal of a synchronizer is to make the probability of failure (the output Q still being metastable) low.
- A synchronizer cannot make the probability of failure 0.



# **Synchronizer Internals**


- A synchronizer can be built with two back-to-back flip-flops.
- Suppose the input D is changing when it is sampled by F1.
- Internal signal D2 has (T<sub>c</sub> t<sub>setup</sub>) time to resolve a 1 or 0.



# **Synchronizer Probability of Failure**

For each sample, the probability of failure of this synchronizer is:

$$P(\text{failure}) = \frac{T_0}{T_c} e^{-\frac{T_c - t_{\text{setup}}}{\tau}}$$



## Synchronizer Mean Time Before Failure


- If the asynchronous input changes once per second, the probability of failure per second of the synchronizer is simply P(failure).
- In general, if the input changes N times per second, the probability of failure per second of the synchronizer is:

$$P(\text{failure})/\text{sec} = N \frac{T_0}{T_c} e^{-\frac{T_c - t_{\text{setup}}}{\tau}}$$

Thus, the synchronizer fails, on average,1/[P(failure)/second]
This is called the mean time between failures, MTBF:

$$MTBF = \frac{1}{P(\text{failure})/\text{sec}} = \frac{T_c e^{\frac{T_c - t_{\text{setup}}}{\tau}}}{NT_0}$$

## **Example Synchronizer**



Suppose: 
$$T_c = 1/500 \text{ MHz} = 2 \text{ ns}$$
  $\tau = 200 \text{ ps}$ 

$$T_0 = 150 \text{ ps}$$
  $t_{\text{setup}} = 100 \text{ ps}$ 


$$N = 10$$
 events per second

What is the probability of failure? MTBF?

=

=

## **Example Synchronizer**



Suppose: 
$$T_c = 1/500 \text{ MHz} = 2 \text{ ns}$$
  $\tau = 200 \text{ ps}$   $T_0 = 150 \text{ ps}$   $T_0 = 100 \text{ ps}$ 

What is the probability of failure? MTBF?

### What did we learn?

- Timing constraints for sequential circuits
  - Setup time, time needed for the inputs to be present before clock
  - Hold time, time needed after the clock where inputs should not change
  - Aperture time, time around clock event where inputs should stay stable
- Problems related to clock skew
- Metastability and Synchronization