

ECEC 471 Lab 5

Nicholas Sica

November 16, 2020

1 Introduction

1.1 Overview

This lab is meant to use the knowledge gained in the previous labs to build a multiplexer. A multiplexer is a device that uses a select signal to select between different inputs tied to it. There are many different size multiplexers, but for this lab a 2-to-1 multiplexer was built. Rise time and fall time are the time it takes for the output to rise from 20% to 80% of the total voltage or fall from 80% to 20% of the total voltage. Propagation delay is the time it takes for the output to appear after the input, usually measured by taking the difference of the 50% marks of the input and output.

2 Simulation and Analysis

2.1 Schematic Design

Figure 1 shows the transistor-level schematic of the multiplexer. It is made up of an inverter leading into a nand tied to one side of a nand gate, while a nand is tied to the other side of the nand gate. The width of all the devices is the default symmetric version of that gate. Figure 2 shows the simulation schematic with the source and load. Three different pulses are used so we can measure the propagation delay of the select signal given different sets of input signals. All the pulses have an amplitude of 1.2V, a rise time of 10ps, and a fall time of 10ps. While the inputs have a pulse width of 3ns and a period of 6ns, the select signal has a pulse width of 1ns and a period of 2ns.




Figure 1: Transistor-level Mux Schematic

The only signal with a delay is in1 with a value of 3ns, which allows us to get the values we need on the table. A 10fF capacitor was tied to the output to get it closer to a realistic model where the output of the multiplexer would have some capacitance. The transient analysis is shown in Figure 3. Using




Figure 2: Mux Simulation Schematic

the transient analysis graph rise time of 108.52ps and a fall time of 52.49ps were easily found. The values for the propagation delays are listed in Table 1.

2.2 Layout Design

After the multiplexer's schematic was finished, layout was done. The layout was done using pitch matching and using the previous layouts that were




Figure 3: Mux Transient Analysis

Table 1: Propagation Delay of Select

IN0	IN1	SEL	Q	Delay(ps)
0	1	0	0	49.26
0	1	1	1	89.77
1	0	0	1	91.24
1	0	1	0	54.20

created for the symmetric gates. After the gates' layouts were placed, metal was placed between the designs and the pins were placed. A second metal was also used to route parts that are supposed to be tied together, but are on opposite sides of the design. The layout is shown in Figure 4. Lastly, design rule checking(DRC) is used to make sure that no design rules are being violated and everything is fixed very painstakingly. The results for the design rule checking are shown in Figure 5. After that layout versus schematic(LVS) was used to make sure the layout matches the design modeled with the schematic and is shown in Figure 6.




Figure 4: Mux Layout




Figure 5: DRC Results

```
LVS Report File - std_mux_15.lvs.report
File Edit Options Windows

*****
**          CALIBRE SYSTEM          **
**          LVS REPORT              **
*****

REPORT FILE NAME:      std_mux_15.lvs.report
LAYOUT NAME:          /home/n.s80@drevel.edu/ECE471/NCSU_FreepDK45/runs/std_mux_15.sp ('std_mux_15')
SOURCE NAME:          /home/n.s80@drevel.edu/ECE471/NCSU_FreepDK45/runs/std_mux_15.src.net ('std_mux_15')
RULE FILE:            /home/n.s80@drevel.edu/ECE471/NCSU_FreepDK45/runs/_calibreLVS.rul_
RULE FILE TITLE:      LVS Rule File for FreeDK45
CREATION TIME:        Tue Nov 3 21:16:16 2015
CURRENT DIRECTORY:    /home/n.s80@drevel.edu/ECE471/NCSU_FreepDK45/runs
USER NAME:            n.s80
CALIBRE VERSION:      V2015.3_25.16   Tue Sep 1 14:37:32 PDT 2015

OVERALL COMPARISON RESULTS

*****
**          CORRECT              **
*****

-----
CELL SUMMARY
-----

Result      Layout      Source
-----
CORRECT      std_mux_15      std_mux_15

-----
LVS PARAMETERS
-----

o LVS Setup:
LVS COMPONENT TYPE PROPERTY      element
LVS COMPONENT SUBTYPE PROPERTY   model
LVS PIN NAME PROPERTY            "VDD"
LVS POWER NAME                   "VSS" "GROUND"
LVS GROUND NAME                  NO
LVS CELL SUPPLY                  NO
LVS RESOLVE GATES                ALL
LVS IGNORE PORTS                 NO
LVS CHECK PORT NAMES             NO
LVS IGNORE TRIVIAL NAMED PORTS  NO
LVS BUILTIN DEVICE PIN SWAP     YES
```

Figure 6: LVS Results

3 Conclusion

The lab was a great way to cement everything that was learned previously and get even further experience creating a layout with previously designed gates. Pitch matching saves a lot of time in the long run and allows heavy design reuse. It also helped in tracking down any issues as the designs of the gates have been verified, so if there was anything wrong, it was easy to figure out that it was in the interconnection of the separate gates. This lab allowed us to get insight into one of the most important tools in any digital designers toolbox, the multiplexer.