


## Block Diagram



Sheet: power\_supply

File: power\_supply.sch

Sheet: ICE40UP5K

File: ICE40UP5K\_SG481TR.sch

Sheet: io\_headers

File: io\_headers.sch

Sheet: OV7670\_spi-flash\_SRAM

File: OV7670\_spi-flash\_SRAM.sch



Designed by Mahesh Venkitachalam

Drawn by Sivaprakash

electronut.in

**Electronut Labs**

Sheet: /

File: fpga-play.sch

**Title: fpga.play**

Size: A4 Date: 2020-06-19


KiCad E.D.A. kicad (5.1.5)-3

**Rev: 0.1**

Id: 1/5



# Power Supply



Designed by Mahesh Venkitachalam

Drawn by Sivaprakash

electronut.in

**Electronut Labs**

Sheet: /power\_supply/

File: power\_supply.sch

**Title: fpga.play**

Size: A4 Date: 2020-06-19







KiCad E.D.A. kicad (5.1.5)-3

**Rev: 0.1**

Id: 2/5



# ICE40UP5K



Designed by Mahesh Venkitachalam  
 Drawn by Sivaprakash  
 electronut.in




**Electronut Labs**  
 Sheet: /ICE40UP5K/  
 File: ICE40UP5K\_SG48ITR.sch

**Title: fpga.play**


Size: A4 Date: 2020-06-19  
 KiCad E.D.A. kicad (5.1.5)-3

**Rev: 0.1**  
 Id: 3/5

## GPIO Header



## Programming Header



Designed by Mahesh Venkitachalam  
 Drawn by Sivaprakash  
 electronut.in

**Electronut Labs**

Sheet: /io\_headers/  
 File: io\_headers.sch

**Title: fpga.play**

Size: A4 Date: 2020-06-19




KiCad E.D.A. kicad (5.1.5)-3



**Rev: 0.1**

Id: 4/5


## PSRAM



== For programming Flash  
 || For programming FPGA RAM

For programming FPGA RAM directly cut the 1-2 traces from JP2 and JP3 and connect them as 1-1 and 2-2.

## 24 Pin FPC Connector



Designed by Mahesh Venkitachalam  
 Drawn by Sivaprakash  
 electronut.in

Electronut Labs  
 Sheet: /OV7670\_spi-flash\_SRAM/  
 File: OV7670\_spi-flash\_SRAM.sch

Title: fpga.play

Size: A4 Date: 2020-06-19  
 KiCad E.D.A. kicad (5.1.5)-3



Rev: 0.1  
 Id: 5/5