CSEE 4824 Final Project Out-of-Order RISC-V P6 Processor

Group 2
Nicolas Alarcon, Donovan Sproule, Yun-Rong (Alice) Du

Features

Simple features

Non-blocking L1 data cache Non-blocking instruction cache with prefetching Load-Store Queue with data forwarding Good GUI Debugger


Basic features

Basic P6 out-of-order processor

Four functional units: ALU / MUL / LOAD / STORE

Instruction Cache (size: 256 B) & Data Cache (size: 256 B)

Two-bit saturating branch predictor




Execution Stage:

- ALU (2)
- MUL (2)
- LOAD (1)
- STORE (1)
- Arbiter (6-bit rotating priority selector)

Non-Blocking MSHR cache system

MSHR Store (per address)



Prefetching Results/Rationale

	Memory Address						
Prefetch Offset		0	4				
	+0	0 0 0	0 0 0				
	+4	4 0 0	8 8 1				
	+8	8 8 1	12 8 1				
	+12	12 8 1	16 16 2				


Caching	LSQ	Prefetch	Average CPI	
			7.59	
X			6.49	
X	X		5.54	
X	X	X	4.16	

Each slot shows:

mem address | aligned mem address | cache line

Branch Predictor

- PC-indexed 2-bit saturating branch predictor
- Save state in bit vector to reduce area



Branch Predictor Type	Average CPI		
Always not taken	3.61		
Always taken	3.35		
ВНТ	3.31		

Memory Operation: Load-Store Queue


- In Order Store/Loads
 - Allocate in Dispatch
 - keep track of dependencies
 - Update Address/Data in Execute → Forwarding
 - Free if no dependencies
 - Resolve memory request
 - Broadcast if forwarded

Reorder Buffer (ROB) ROB Tag Load/Store Retire Tag Store Queue (SQ) Forwarding Logic/Addr Update CAM Load Queue (LQ) FU₂ FU₂ FU₂ FU₂ FU₂ Memory Memory Memory FU₃ Memory FU₃ FU₄ FU₂ FU₂ FU₂ FU₃ FU₄ FU₄ FU₄ FU₄ FU₄ FU₅ FU₇ FU₈ FU₈ FU₉ F

LSQ Microarchitecture

S/X

Visual Debugger



Summary

Design Specifications:

RS	ROB	AR	LQ	SQ	ВНТ	MSHR
6 entries	32 entries	32 regs	8 entries (25% of ROB)	6 entries (18.8% of ROB)	256 entries	5 entries

FUs	Cache Assoc.	I- & D-cache	Prefetcher
2 ALUs, 2 Mults 1 Load, 1 Store	1	256 B	1 stride

Summary

- Clock Period: 1.3ns
- CPI Performance Improvements for Advanced Features:

Caching	LSQ	Prefetch	Average CPI	
			7.59	
X			6.49	
X	X		5.54	
X	X	X	4.16	

Out-of-Order RISC-V P6 Processor (Group #2)

• Simple features:

Non-blocking L1 data cache Non-blocking instruction cache with prefetching Load-Store Queue with data forwarding Good GUI Debugger


Basic features:

Basic Synthesizable P6 out-of-order processor Four functional units: ALU / MUL / LOAD / STORE Instruction Cache & Data Cache

• Size of both: 256 B

Two-bit saturating branch predictor

Average CPI is 3.99 and clock period is 1.3ns,
 769.2MHz frequency



Summary

T. I. D. T. III. A SO TO TO TO TO THE TOTAL THE T							
Test Run: Thu May 1 22:38:09 EDT 2025				Clock Period: 1300 ps = 1.300000 μ			
Program	RegCheck	MemCheck	Cycles	Time (µs)	CPI	System Halt	
1		PASS	1 777	958.1	2.200000	WFI instruction	
evens_long load tests	PASS	PASS	737 88	114.4	4.190476	WFI instruction	
		PASS	88 70388	91504.4			
matrix_mult_rec	PASS	PASS	19924	25901.2	3.247278	WFI instruction WFI instruction	
fc_forward		PASS				WFI instruction	
parallel	PASS	PASS	423 216	549.9 280.8	2.125628	WFI instruction	
omegalul	PASS	PASS	39838	51789.4	3.580944	WFI instruction	
graph	PASS	PASS	39838 385	500.5		WFI instruction	
сору	PASS		54		2.938931	WFI instruction	
branch_test basic malloc	PASS	PASS PASS	3360	70.2 4368.0	5.400000 3.563097	WFI instruction	
insertionsort	PASS	PASS	99568	117738.4	3.081592	WFI instruction	
bfs	PASS	PASS	11363	14771.9	3.262417	WFI instruction	
btest2	PASS	PASS	2664	3463.2	5.842105	WFI instruction	
ppln_test	PASS	PASS	22	28.6	3.666667	WFI instruction	
backtrack	PASS	PASS	25087	32613.1	3.483822	WFI instruction	
insertion		PASS	1954	2540.2	3.267559	WFI instruction	
btest1	PASS	PASS	1344	1747.2	5.843478	WFI instruction	
halt		PASS	11	14.3	N/A	WFI instruction	
link_list		PASS	6634	8624.2	3.733258	WFI instruction	
ppl_test		PASS	32	41.6	2.666667	WFI instruction	
sort_search		PASS	574439	746770.7	3.156380	WFI instruction	
priority_queue		PASS	5412	7035.6	3.722146	WFI instruction	
store_tests		PASS	161	209.3	3.500000	WFI instruction	
fib_long		PASS	1031	1340.3	1.618524	WFI instruction	
quicksort		PASS	299604	389485.2	3.138200	WFI instruction	
malloc_test		PASS	909	1181.7	3.710204	WFI instruction	
fib_rec		PASS	58508	76060.4	4.893201	WFI instruction	
mult_test		PASS	19	24.7	9.500000	WFI instruction	
mem_test		PASS	82	106.6	7.454545	WFI instruction	
fib		PASS	390	507.0	2.617450	WFI instruction	
c_test		PASS	413	536.9	3.226562	WFI instruction	
no_hazard		PASS	12	15.6	12.000000	WFI instruction	
dft		PASS	186611	242594.3	3.224492	WFI instruction	
dfs		PASS	12099	15728.7	3.323901	WFI instruction	
raw_program		PASS	18	23.4	6.000000		
if_stage_test		PASS	20	26.0	5.000000	WFI instruction	
outer_product		PASS	2194023	2852229.9	2.940490	WFI instruction	
evens		PASS	420	546.0	4.285714	WFI instruction	
easy_program		PASS	36	46.8	4.000000	WFI instruction	
more mult		PASS	68	88.4	7.555556	WFI instruction	
haha		PASS	51	66.3	3.000000	WFI instruction	
alexnet		PASS	633700	823810.0	3.031071	WFI instruction	
saxpy		PASS	584	759.2	3.139785	WFI instruction	
mult		PASS	1283	1667.9	3.947692	WFI instruction	
sampler		PASS	379	492.7	3.477064	WFI instruction	
copy long		PASS	1003	1303.9	1.697124	WFI instruction	
mergesort		PASS	34072	44293.6	3.593714	WFI instruction	
mult no lsq		PASS	898	1167.4	3.184397	WFI instruction	
Average CPI = 3.99		Time = 5.197					

Lessons learned: what we would do next/differently?

- The RS relied on a for-loop to handle all entries at once, next time we should develop a singular entry's logic and used bit-vector notation to build the longer module
 - This ended up causing a more complicated issue in earlier debugging but doesn't affect the final design
- Reusable modules like a FIFO or MSHR fetcher
 - Fifos were in the LSQ, ROB, and considered for other areas
 - The icache & dcache use the same mechanism for fetching
- Learned to fear latch logic
 - Our original RS design passed simulation but due to it relying on fully combinational signals, did not synthesize and then failed all tests. We had to redesign the whole thing
- More documentation in testbenches earlier
 - Towards the end we started adding comments explaining why certain tests we made and expected behavior
 - Better than trying to decipher what the intended behavior was during integration verification
- Pipeline memory requests stronger/Pipeline bottlenecks to increase clock frequency
- Would bank d-cache, advance branch predictor more