



Motivation

- [[Combinational Circuits]] are not capable of storing data
 - changes to input lead to change at output
- storage by creating a feedback loop


Set-Reset Latch - NOR Version




- set




- release set input




- reset



- release reset




- illegal action



(A)synchronous circuits

- synchronous circuits with global clock signal
 - most commonly used
 - no latches as storage
 - instead uses flip-flops or registers
 - * sets output to data input on each rising clock edge

Image



- * ("GND", "low", "0")
- 1-bit storage - flip-flop
- n-bit storage - register
- asynchronous circuits

– very rare

Combination of Registers and [[Combinational Circuits]]

