Computer Organization and Networks

(INB.06000UF, INB.07001UF)

Chapter 1 - Combinational Circuits

Winter 2021/2022




Stefan Mangard, www.iaik.tugraz.at

Computation and Physics

We Need to Map our Programs to Physics



include <stdio.h>
int main()
{
 printf("Hello World");
 return 0;
}



Mechanics

Voltage

Current

Quantum Mechanics

Examples of Computation Machines


Enigma an electromechanical encryption machine



Museo della Scienza e della Tecnologia "Leonardo da Vinci" CC BY-SA

"British Bombe" by Alan Turing

An electromechanical machine to break Enigma




We Need to Map our Progra



Zuse Z1 (mechanical)
ComputerGeek via Wikipedia CC BY-SA 3.0

1 + 1 = ?






CMOS Processor (http://asic.ethz.ch)

IBM quantum computer (Lars Plougmann via flickr CC BY-SA 2.0)

Complementary Metal-Oxide-Semiconductor (CMOS)

Invented at Bell Labs by Mohamed Atalla and Dawon Kahng in 1959

CMOS uses PMOS and NMOS transistors



 CMOS is the technology of almost all digital circuits (from contactless RFID chips to server CPUs

Two Types of Transistors

- PMOS and NMOS transistors are essentially switches
 - PMOS: $A=0 \rightarrow$ switch is open; $A=1 \rightarrow$ switch is closed
 - NMOS: $A=0 \rightarrow$ switch is closed; $A=1 \rightarrow$ switch open

How do we build a computer from these two types of transistors?


We Need Two Things

- Computation
 - How to apply a function on input data to generate an output?


- Storage
 - How to store data and intermediate results?

Logic Gates

The Big Picture



A Logic Gate – "The Smallest Functional Unit"




A short look inside – a CMOS Inverter


PMOS transistor: is conducting, if A is connected to GND

A— NMOS transistor: is conducting, if A is connected to Vdd

Α	Q
High (1)	Low (0)
Low (0)	High (1)




CMOS NAND gate



А	В	Out
Low (0)	Low (0)	High (1)
Low (0)	High (1)	High (1)
High (1)	Low (0)	High (1)
High (1)	High (1)	Low (0)

CMOS Design Principle



Pull-Up and Pull-Down networks are complementary

–> given static inputs, the output is either pulled up or pulled down

Based on this principle, different logic gates can be built


CMOS NOR gate

А	В	Out
Low (0)	Low (0)	High (1)
Low (0)	High (1)	Low (0)
High (1)	Low (0)	Low (0)
High (1)	High (1)	Low (0)


Building an AND Gate

- An AND gate cannot be built using a single pull-up/pull-down network
- It is built by a NAND gate followed by an inverter


AND Gate




AND Gate




AND Gate



Cascading Gates





The Complexity of a Microchip

David Carron

Get an impression

https://www.youtube.com/watch?v=Fxv3JoS1uY8


https://www.youtube.com/watch?v=2z9qme_ygRI

 Today's chips contain billions of transistors connected by multiple layers of metal


Moore's Law: The number of transistors on microchips doubles every two years Our World



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.



Linear Scaling



Beauty and Joy of Computing by University of California, Berkeley and Education Development Center, Inc, CC-BY-SA-NC https://bjc.edc.org/bjc-r/cur/programming/6-computers/3-history-impact/2-moore.html

The Mathematical View of a Combinational Circuit

Combinational circuits (physical view) realize logic functions (mathematical view)

• With "function" we mean a mapping from a set of inputs to a set of outputs

• In mathematics, there exist many ways to express such a mapping, e.g.: $y = f(x) = x^2$

 If you choose a value for x, you get a value for y. We call x the independent value and y the dependent value

Logic functions (or Boolean functions)

- The "input" of a logic function is a tuple consisting of 0's and 1's
- The "output" of a logic function is, depending on the input values, 0 or 1

• Example: y = a & b ("logic-AND")

http://en.wikipedia.org/wiki/Boolean_function


 $\mathbf{B}^k \to \mathbf{B}$, where $\mathbf{B} = \{0, 1\}$ is a <u>Boolean domain</u> and k is a non-negative integer called the <u>arity</u> of the function. In the case where k = 0, the "function" is essentially a constant element of \mathbf{B} .


Truth Table

- A truth table uniquely describes a logic function.
- Example: The logic-AND function with 2 input variables x_1 and x_0

x_1	X_0	У
0	0	0
0	1	0
1	0	0
1	1	1

$$y = f(x_1, x_0)$$





$$y = f(x_1, x_0)$$

List all combinations of input variables.
It is convenient to list them in sorted order.
We usually start with all zeroes.

Input variables

X_1	\mathbf{x}_{0}	
0	0	
0	1	
1	0	
1	1	

$$y = f(x_1, x_0)$$

List all combinations of input variables. It is convenient to list them in sorted order. We usually start with all zeroes.

Input variables Output

x_1	X_0	У
0	0	
0	1	
1	0	
1	1	

$$y = f(x_1, x_0)$$

List all combinations of input variables.
It is convenient to list them in sorted order.
We usually start with all zeroes.


Input variables Output

x_1	X_0	У
0	0	f(0,0)
0	1	f(0,1)
1	0	f(1,0)
1	1	f(1,1)

X	f(x)
0	f(0)
1	f(1)


1 input variable

2¹ possible values for x



2 input variables

 2^2 possible combinations for (x1, x0)



3 input variables

2³ possible combinations for (x2, x1, x0)

n input variables

2ⁿ possible combinations

The size of a truth table grows exponentially with n.

Just to make sure...

2n

is not

 n^2

exponential

square

Inversion (1 input variable)

X	f(x)
0	1
1	0

- Inversion (1 input variable)
- AND function (with 2 input variables)

X	f(x)
0	1
1	0

X ₁	x_{o}	У
0	0	0
0	1	0
1	0	0
1	1	1

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)

X	f(x)
0	1
1	0

x_1	X_0	У
0	0	0
0	1	0
1	0	0
1	1	1

x_1	X_0	У
0	0	0
0	1	1
1	0	1
1	1	1

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)
- XOR function (with 2 input variables)

X ₁	X_0	У
0	0	0
0	1	1
1	0	1
1	1	0

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)
- XOR function (with 2 input variables)
- Buffer (double inversion)

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)
- XOR function (with 2 input variables)
- Buffer (double inversion)
- NAND function (AND followed by inversion)

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)
- XOR function (with 2 input variables)
- Buffer (double inversion)
- NAND function (AND followed by inversion)
- NOR function (OR followed by inversion)

- Inversion (1 input variable)
- AND function (with 2 input variables)
- OR function (with 2 input variables)
- XOR function (with 2 input variables)
- Buffer (double inversion)
- NAND function (AND followed by inversion)
- NOR function (OR followed by inversion)
- NXOR function (XOR followed by inversion)

Boolean Algebra


- Symbol for inversion: ^
- Symbol for AND: &
- Symbol for OR:


• Example:


$$y = (^{\sim}x_1 \& x_0) | (x_2 \& ^{\sim}x_0) | (x_2 \& x_1)$$


Logic gates:

Technical realizations of logic functions












$$q = (^a \& b) | c$$




$$q = (^a \& b) | c$$




$$q = (^a \& b) | c$$



$$q = (^a \& b) | c$$



$$q = (^a \& b) | c$$



Start with developing a truth table

• Example: Adding three binary variables u, v and w: s = u + v + w

• With 3 variables we have 2³ possible combinations for input situations.

```
W
           8 possible combinations;
           sorted from (0, 0, 0) to (1, 1, 1)
```

```
W
+
+
```

The result for each possible case

```
W
+
+
```

Re-writing the result as a binary number

u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

The truth table

u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

The logic function for s_0 :

We only look at lines where s_0 gets "true" i.e. "1".

u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$s_0 = (^u \& ^v \& w) ...$$

u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$s_0 = (^u \& ^v \& w) |$$
 $(^u \& ^v \& ^w) ...$


u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

u	V	W	S ₁	s_0
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Start Digital


Goto Analysis → Synthesis



Start Digital

Goto Analysis → Synthesis

Adjust inputs and outputs




Start Digital

Goto Analysis → Synthesis

Adjust inputs and outputs

Specify the output section of the truth table




Start Digital

Goto Analysis → Synthesis

Adjust inputs and outputs

Specify the output section of the truth table




Start Digital

Goto Analysis → Synthesis

Adjust inputs and outputs

Specify the output section of the truth table

Optionally: Check plain text export



Start Digital


Goto Analysis → Synthesis

Adjust inputs and outputs

Specify the output section of the truth table

Optionally: Check plain text export

Click "Create" and "Circuit".




Switch to Simulation Mode:



Simulate circuit with all possible input combinations.

Implementing a logic function: With a little help from Digital



Alternative: specify the expression

Use "let" to specify outputs. Separate formulas by comma.

- Values of variables are only 0 or 1.
- 3 main operations:
 - Negation, also known as "inversion"
 - Conjunctions, also known as "ANDing"
 - Disjunction, also known as "ORing"
- 1 other popular operation: "exclusive OR" ^

$$a \mid 0 = a$$

$$a \mid a = a$$

$$a \mid (a \& b) = a$$

$$a \& (a | b) = a$$

$$a \& 0 = 0$$

$$a \& a = a$$

$$a \& ^a = 0$$

$$a ^0 = a$$

$$a \wedge a = 0$$

Associative Law:

Commutative Law:

 $a \wedge b = b \wedge a$

Distributive Law:


De Morgan's Law:

$$^{\sim}(a \& b) = ^{\sim}a | ^{\sim}b$$

$$^{(a | b)} = ^{a \& ^{b}}$$

De Morgan's Law:

$$^{\sim}(a \& b) = ^{\sim}a | ^{\sim}b$$




$$^{(a | b)} = ^{a \& ^{b}}$$

De Morgan's Law:

$$^{\sim}$$
(a & b) = $^{\sim}$ a | $^{\sim}$ b

$$^{\sim}(a \mid b) = ^{\sim}a \& ^{\sim}b$$




Incomplete specification: "Don't Cares"


- Sometimes we are not interested in some input combinations; we "don't care" about the output of the logic function in this case.
- This is the case, when not all input combinations occur in some context.


Incomplete specification: "Don't Cares"

• Example: 3 inputs, 2 "don't cares".



Result after "synthesizing" with Digital





• Let's start with logic functions with 1 input variable

- Let's start with logic functions with 1 input variable
- There exist 4 possible different truth tables:

X	У	X	У	X	У	X	У
0	0	0	1	0	0	0	1
1	0	1	0	1	1	1	1

- Let's start with logic functions with 1 input variable
- There exist 4 possible different truth tables
- In the y-column we see all possible combinations


X	У	X	У	X	У	X	У
0	0	0	1	0	0	0	1
1	0	1	0	1	1	1	1


- Let's start with logic functions with 1 input variable
- There exist 4 possible different truth tables
- In the y-column we see all possible combinations

X	y_0	y_1	y ₂	y ₃
0	0	1	0	1
1	0	0	1	1

X_1	\mathbf{x}_{0}	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y ₉	y ₁₀	y ₁₁	y ₁₂	y ₁₃	y ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
												0					
												1					

n=	=2 																
X_1	x _o	y ₀	y ₁	y ₂	у ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y ₉	y ₁₀	y ₁₁	y ₁₂	y ₁₃	y ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1												1					





$$2^{2^n} = 2^{2^2} = 16$$

With
$$n = 3, 4, ...$$


- n = 3, 2^3 = 8 lines, 2^8 = 256 functions
- n = 4, 2^4 = 16 lines, 2^{16} = 65536 functions
- n = 5, 2^5 = 32 lines, 2^{32} = 4294967296 functions
- n = 6, 2^6 = 64 lines, 2^{64} = 18446744073709551616 functions

Back to n = 2

 Some functions are "popular" and have names:

X ₁	x _o	y _o	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y ₉	y ₁₀	y ₁₁	y ₁₂	y ₁₃	y ₁₄	y ₁₅
0																	
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

AND




www.iaik.tugraz.at


94

X_1	x _o	y _o	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y ₉	y ₁₀	y ₁₁	y ₁₂	y ₁₃	У ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0											0			0	0	1	1
1											0			1	1	1	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
AND													OR				

X ₁	x ₀	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y 8	y ₉	y ₁₀	y ₁₁	y ₁₂	y ₁₃	y ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
								XOR		AND						OR	




NAND








			NOR					1	VAND								
X ₁	X ₀	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y ₉	y ₁₀	У ₁₁	У ₁₂	У ₁₃	y ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
								XOR		AND						OR	




		l	VOR					1	VAND		XNOI	R					
X ₁	X ₀	y ₀	y ₁	y ₂	y ₃	y ₄	y ₅	y ₆	y ₇	y ₈	y 9	y ₁₀	y ₁₁	y ₁₂	y ₁₃	y ₁₄	y ₁₅
0	0	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
0	1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	0	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
								XOR		AND						OR	












Some functions are "almost trivial"




Some functions are "almost trivial"




Some functions are "implications"




Some functions are "implications"



And some functions are "inverse implications"




And some functions are "inverse implications"



www.iaik.tugraz.at

The popular functions can also have more than 2 inputs


• Example: 5-input AND



Only if all input values are 1, the output is 1

The popular functions can also have more than 2 inputs

• Example: 3-input OR



If at least one input values is 1, the output is 1


Be careful with XOR function with more than 2 inputs

• Interpretation #1: Output is 1, if an odd number of input values is 1

Interpretation #2: Output is 1, if exactly 1 input value is 1

Interpretation #1 is the "common" interpretation! → This is what we use in the lecture

Other Important Gates – Multiplexer (MUX)




- The select signal (sel) determines whether out is equal to I_0 or I_1 :
 - Sel = 0 means out = I_0
 - Sel = 1 means out = I_1

Scaling to more inputs

 With each additional select signal, the number of selectable inputs doubles

- 2to1MUX: 1 select signal
- 4to1MUX: 2 select signals
- 8to1MUX: 3 select signals

•




Other Important Gates – Demultiplexer/Decoder

- The select signals (sel) of a demultiplexer determine whether to which output the input is mapped:
 - Sel = 0 means out₀ = in
 - Sel = 1 means out₁ = in



- The select signals (sel) of a decoder determines which output is high
 - Sel = 0 means out = 1
 - Sel = 1 means out = 1





How many different types of gates are needed to be able to implement any logic function?


Functional Completeness


• A functionally complete set of logic gates is a set that allows to build all possible truth tables by combining gates of this set.

- Important sets are:
 - {NAND}: Any circuit can be built just by using NAND gates (try it out in Digital!)
 - {NOR}: Any circuit can be built just by using NOR gates
 - {AND, NOT}: Any circuit can be built just by using AND and NOT gates
 - {AND, OR, NOT}: The set we use to map truth tables to equations









circuit

Truth Tables

(exhaustive listing of all input/output combinations)

inputs

Logic Equation

(one equation for each output)

Circuit Netlist

("connected logic gates")

outputs

Hardware Description Language

("writing code that becomes physical hardware")

circuit

Truth Tables

Truth tables are only practical for small input sizes.

inputs

Logic Equation

Ideal format to apply transformations and optimizations (Boolean algebra).

Circuit Netlist

This is what is needed to physically build a chip.

outputs

Hardware Description Language


This is the standard way of describing the behavior of complex circuits.


Example 1

	in_b	in_c	out_q
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


out_q = (~in_a & in_b) | in_c

```
module simple_circuit (
  input in_a,
  input in_b,
  input in_c,
  output out_q
);
  assign out_q = ((~ in_a & in_b) | in_c);
  endmodule
```





```
module simple_circuit (
  input in_a,
  input in_b,
  input in_c,
  output out_q
);
  assign out_q = ((~ in_a & in_b) | in_c);
  endmodule
```




SystemVerilog – A Hardware Description Language


```
module simple_circuit (
  input in_a,
  input in_b,
  input in_c,
  output out_q
);
  assign out_q = ((~ in_a & in_b) | in_c);
  endmodule
```

Example 2

```
module simple_circuit_with_mux (
 input logic in_a,
 input logic in_b,
 input logic in_c,
 input logic in_x,
 input logic in_y,
 input logic in_z,
 input logic mux_sel,
 output logic out_q
 always_comb begin
  if (mux_sel == 0)
   out_q = (~in_a & in_b) | in_c;
  else
   out_q = (in_x ^ in_y) | ~in_z;
 end
endmodule
```



I have designed a circuit - how do I built a physical device that implements this circuit?



Field Programmable Gate Array

(FPGA)


Application-Specific Integrated Circuit

(ASIC)

ASIC – Application-Specific Integrated Circuit

A chip that physically realizes your circuit

- Basic steps to building your ASIC (very high level view):
 - Select your favorite semiconductor manufacturing plant (see https://en.wikipedia.org/wiki/List of semiconductor fabrication plants)
 - Receive the standard cell library from the plant ("the list of logic gates that the plant can build")
 - Map our circuit to the available cells
 - Place and route the cells
 - Let the plant physically build your circuit



FPGAs – Field Programmable Gate Arrays

Existing hardware that can be configured to correspond to your circuit ("programmable hardware")

- Basic concept (very high level view):
 - FPGA vendors build huge arrays of LUTs (Look-Up-Tables) and switches (highly regular repeated physical structure)
 - You can map your design to this hardware (the gates are mapped to LUTs and the wiring is mapped to the switches connecting the LUTs)
 - An FPGA bitfile stores how a given FPGA needs to be configured to realize your circuit (format is vendor-specific)
 - Load the bitfile into the FPGA and the FPGA realizes your circuit

FPGA boards


- FPGAs are trade-off between hardware and software
 - Less efficient than hardware, but more efficient than software
 - Less expensive than hardware, but more expensive than software
- You can get small FPGA boards already for less than EUR 50.
 - Interested in putting your practical of this semester on physical hardware?
 - Basically any FPGA works for this purpose; ICE40 FGPAs offer an open source toolflow based on the tools we also use in this class (e.g. https://www.mouser.at/ProductDetail/Lattice/ICE40HX1K-STICK-EVN?qs=hJ2CX3hEdVEyBLaHAEXelA%3D%3D)

Mapping a Circuit to the Cells of an FPGA or ASIC

 Logic Synthesis is the process of mapping an abstract description (typically done in a hardware description language) of a circuit to a list of available logic gates

• Synthesis can be parametrized to optimize different properties, like speed or area

Logic Synthesis



Bitstream (configuration) for an FPGA or
Physical layout of transistors and wiring for fabrication as ASIC

The Toolchain

- iVerilog:
 - Simulator for Verilog code

- SV2V
 - Converts SystemVerilog to Verilog

- Yosys:
 - Synthesis Tool

The Commands for Our Examples

- Make
 - **build:** Compile code
 - run: Run simulation
 - view: View simulation result in wave viewer (not relevant yet)
 - syn: Synthesize code
 - build-syn: compile synthesized code
 - run-syn: Run Simulation based on netlist (synthesis result)
 - **show:** Show netlist after synthesis

Let's Try This Out

See examples con01 available at

https://extgit.iaik.tugraz.at/con/examples-2021

Final remarks

- Every logic function can be uniquely specified by its truth table.
- Every truth table can be implemented by an unlimited number of logic circuits.
- Never talk about optimization without specifying what aspect should be optimized: area, speed, energy consumption, number of gates, security,...?