Documentation - Data Bases 2

Marco Fasanella

MsC Computer Science, Polimi
C.P. 10617541

Nicola Dean

MsC Computer Science, Polimi
C.P. 106—–

This document describes design

---

1. Introduction

Il circuito descritto si occupa di leggere e rielaborare i dati da RAM producendo un'immagine con nitidezza più alta e quindi più leggibile.

Nel circuito è stato scelto di dividere in 3 la computazione con moduli in cascata.

1.1 Specifica

Figure 1. Interfaccia del Componente)

I segnali da considerare sono i seguenti:

2. Triggers

2.1 Insolvent Users

```
create trigger INSOLVENT_USER
    after insert on Orders
    for each row
begin
    if ( new.status = false) then
    update Users set Users.insolvent = true where Users.id = new.userId;
    insert into FailedPayments (userId,orderId,faildate)
    values (new.userId,new.id,CURRENT_TIMESTAMP);
end if;

create trigger INSOLVENT_USER_REMOVAL
```

```
    after update on Orders
    for each row
begin
    if (new.status = true) AND -- user payed a suspended order i check if all his pending orde
(select count(*) from Orders as o where o.userId=new.userId and o.status = false) = 0
then
    update Users set Users.insolvent = false where Users.id = new.userId;
end if;
if (new.status = false AND old.status = new.status)  then
insert into FailedPayments (userId,orderId,faildate) values (new.userId,new.id,CURRENT_TIMESTA
end if;
```

3. SQL Description

4. Extra hypotesis

5. ER Diagram

**Figure 2.** ER Diagram

6. Relation Model

7. ORM Description

8. Application Components

9. UML sequence diagrams