


STP35NF10 STB35NF10

N-CHANNEL 100V - 0.030Ω - 40A TO-220 / D²PAK LOW GATE CHARGE STripFET™ POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STP35NF10	100 V	< 0.035 Ω	40 A
STB35NF10	100 V	< 0.035 Ω	40 A

- TYPICAL $R_{DS}(on) = 0.030\Omega$
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION




DESCRIPTION

This Power Mosfet series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.

APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	100	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	100	V
V _{GS}	Gate- source Voltage	±20	V
I _D	Drain Current (continuous) at T _C = 25°C	40	Α
I _D	Drain Current (continuous) at T _C = 100°C	28	Α
I _{DM} (●)	Drain Current (pulsed)	160	Α
P _{TOT}	Total Dissipation at T _C = 25°C	115	W
	Derating Factor	0.77	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	13	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	300	mJ
T _{stg}	Storage Temperature	- 55 to 175	°C
Tj	Operating Junction Temperature	- 55 to 175	

⁽ Pulse width limited by safe operating area

(1) $I_{SD} \le 35A$, $di/dt \le 300A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$.

(2) Starting $T_j = 25^{\circ}C$, $I_D = 20A$, $V_{DD} = 80V$

May 2002 1/10

STP35NF10 - STB35NF10

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.30	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T_I	Maximum Lead Temperature For Soldering Purpose	300	°C

ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	100			V
I _{DSS}	Zero Gate Voltage	V _{DS} = Max Rating			1	μA
	Drain Current (V _{GS} = 0)	V _{DS} = Max Rating, T _C = 125 °C			10	μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ±20V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10V, I _D = 17.5 A		0.030	0.035	Ω

DYNAMIC

Symbol	ol Parameter Test Conditions Min		Min.	Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 15V , I _D = 17.5 A		20		S
C _{iss}	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		1550		pF
Coss	Output Capacitance			220		рF
C _{rss}	Reverse Transfer Capacitance			95		pF

ELECTRICAL CHARACTERISTICS (CONTINUED)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 50V, I _D = 17.5 A		17		ns
t _r	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		60		ns
Qg	Total Gate Charge	$V_{DD} = 80V, I_D = 35A, V_{GS} = 10V$		55		nC
Q_{gs}	Gate-Source Charge			12		nC
Q_gd	Gate-Drain Charge			20		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off-Delay Time Fall Time	$V_{DD} = 50V, I_D = 17.5 A,$ $R_G = 4.7\Omega, V_{GS} = 10V$		60 15		ns ns
		(see test circuit, Figure 3)				

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain Current				40	Α
I _{SDM} (2)	Source-drain Current (pulsed)				160	Α
V _{SD} (1)	Forward On Voltage	$I_{SD} = 35 \text{ A}, V_{GS} = 0$			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 35 A, di/dt = 100A/µs, V_{DD} = 25V, T_j = 150°C (see test circuit, Figure 5)		160 720 9		ns nC A

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.

Safe Operating Area




Thermal Impedence




477°

STP35NF10 - STB35NF10


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations





Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




TO-220 MECHANICAL DATA

DIM.		mm			inch	
DIN.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151




D²PAK MECHANICAL DATA


DIM.		mm.			inch	
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
В	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
С	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
М	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	00		80			




D²PAK FOOTPRINT

TUBE SHIPMENT (no suffix)*





TAPE AND REEL SHIPMENT (suffix "T4")*



FEED DIRECTION_

on sales type

23.7

24.3

0.956

47/

W

Bending radius

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

477°

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.