# LECTURE 8: DIGITAL COMMUNICATION

# REALTIDSSYSTEMER OG PROGRAMMERINGSSPROG

Sergiu Spataru ssp@et.aau.dk



DEPARTMENT OF ENERGY TECHNOLOGY

AALBORG UNIVERSITY

#### Agenda


- Asynchronous communication
- SCI module of the F28069
- Implementing a communication protocol
- GUI Composer 2 introduction




## Synchronous vs. Asynchronous

- Synchronous
  - Short distances (on-board)
  - High data rate
  - Explicit clock
  - Examples: Parallel, SPI, I2C


- Asynchronous
  - longer distances
  - Lower data rate (≈ 1/8 of SPI)
  - Implied clock (clk/data mixed)
  - Economical with reasonable performance
  - Examples: UART, CAN, USB, Ethernet





#### Asynchronous Serial Communication (UART)

- Implemented in a universal asynchronous receiver-transmitter (UART)
- Commonly used for communicating with GPS modules, Bluetooth, serial LCDs, instruments, PC
- Transmission is through 2 wires





#### Asynchronous Serial Communication (UART)

- Transmitted data (Data frame) consists of:
  - 1 start bit
  - 5-9 data bits
  - 0 or 1 parity bitts
  - 1 or 2 stop bits(s)




- Transmitted at a preprogrammed baud rate (bits per second)
- Both the transmitter and receiver must be configured the same



#### Data Transfer

- Receiver resynchronizes again at a start of each new word (or character) received
- The send and receive of data is totally independent






#### Agenda

- Asynchronous communication
- SCI module of the F28069
- Implementing a communication protocol
- GUI Composer 2 introduction




# F28069 serial communications interface (SCI)/UART

- The F28069 has 2 SCI interfaces/UART Modules, denoted SCI-A, SCI-B
- Each has 2 GPIO pins (SCITXDy, SCIRXDy, y=A or B)
- Can generate an interrupt on data receive and transmit
- Has a 4 level deep FIFO (first in first out) buffer




#### FIFO Buffers

 FIFO buffers are used to store data for digital transfer (received or transmit)



#### F28069 SCI FIFO buffers



# Configuring the F28069 SCI


- 1. Configure the SCITXD and SCIRXD GPIO pins
  - (for SCIA these are GPIO28 and GPIO29)
- 2. Configure the data frame format
- 3. Configure the baud rate
- 4. Enable transmit and/or receive pins
- 5. Configure interrupt generation
- 6. (Optional) Configure interface for multiprocessor communication
- Configure the transmit FIFO
- 8. Configure the receive FIFO
- 9. (Optional) Configure autobaudrate

## Configure the data frame format

Register definition files SciaRegs or ScibRegs



#### Communications Control Register (ScixRegs.SCICCR)



#### Configure the data frame format

```
SciaRegs.SCICTL1.bit.SWRESET = 0; // Hold SCIA in reset mode while configuring While configuring hold SCI in reset

While configuring hold SCI in reset

//// Configure data frame

SciaRegs.SCICCR.bit.STOPBITS = 0; // 1 Stop bit

SciaRegs.SCICCR.bit.LOOPBKENA = 0; // Loop back disabled

SciaRegs.SCICCR.bit.PARITY = 0; // Odd parity

SciaRegs.SCICCR.bit.PARITYENA = 0; // Disable parity

SciaRegs.SCICCR.bit.SCICHAR = 111; // 8 data bits
```

# Configure the SCI Baud Rate

• SCI baud rate = 
$$\frac{LSPCLK}{(BRR + 1) \times 8}$$
, BRR = 1 to 65535


LSPCLK = 90MHz/4 = 22.5MHz (see Lecture 3 slide 49)

Ideal Baud	LSPCLK Clock Frequency, 15 MHz		
	BRR	Actual Baud	% Error
2400	780(30Ch)	2401	0.03
4800	390(186h)	4795	-0.10
9600	194(C2h)	9615	0.16
19200	97(61h)	19133	-0.35
38400	48(30h)	38265	-0.35


```
//High byte
SciaRegs.SCIHBAUD = 0x01; // 9600 baud @LSPCLK = 22.5 MHz
//Low byte
SciaRegs.SCILBAUD = 0x24;
```



#### Enable transmit and/or receive pins



# Configure interrupt generation



## Programming example


```
//Configure communication interface
SciaRegs.SCICTL1.bit.RXENA = 1; //Enable Rx (receive) pin
SciaRegs.SCICTL1.bit.TXENA = 1; //Enable Tx (transmit) pin
SciaRegs.SCICTL1.bit.RXERRINTENA = 0; //Disable receive error
interrupt
SciaRegs.SCICTL1.bit.SLEEP = 0; //Disable sleep mode
SciaRegs.SCICTL1.bit.TXWAKE = 0; //No wakeup mode
SciaRegs.SCICTL2.bit.TXINTENA = 1;//Enable transmit interrupt
SciaRegs.SCICTL2.bit.RXBKINTENA = 1;//Enable receive interrupt
SciaRegs.SCIHBAUD = 0x01;
SciaRegs.SCILBAUD = 0x24;
```

#### Programming example - Interrupts

```
EALLOW;
PieVectTable.SCITXINTA = &SCIA_TX_isr;
PieVectTable.SCIRXINTA = &SCIA_RX_isr;
EDIS;

PieCtrlRegs.PIEIER9.bit.INTx2 = 1;// Enable SCIA TX interrupt
PieCtrlRegs.PIEIER9.bit.INTx1 = 1;// Enable SCIA RX interrupt
IER = M_INT9;
```

#### Configure the transmit FIFO




#### Configure the transmit FIFO

```
SciaRegs.SCIFFTX.bit.SCIRST = 1; //Relinquish FIFO unit from
reset
SciaRegs.SCIFFTX.bit.SCIFFENA = 1; //Enable FIFO- Enhancements
SciaRegs.SCIFFTX.bit.TXFIFOXRESET = 1;//Enable TX FIFO Operation
```

```
SciaRegs.SCIFFTX.bit.TXFFINTCLR = 1;//Clear TXFFINT-Flag
SciaRegs.SCIFFTX.bit.TXFFIENA = 1;//Enable TX FIFO match
SciaRegs.SCIFFTX.bit.TXFFIL = 0;//Set FIFO interrupt level to
interrupt, if FIFO is empty (0)
```

#### Configure the Receive FIFO



#### Configure the Receive FIFO

```
SciaRegs.SCIFFRX.bit.RXFIFORESET = 1; //Enable RX FIFO Operation
SciaRegs.SCIFFRX.bit.RXFFINTCLR = 1;//Clear TXFFINT-Flag
SciaRegs.SCIFFRX.bit.RXFFOVRCLR = 1; //Clear overflow flag
SciaRegs.SCIFFRX.bit.RXFFIENA = 1;//Enable RX FIFO match
SciaRegs.SCIFFRX.bit.RXFFIL = 2;//Set FIFO interrupt level to
interrupt, if FIFO received 2 chars
SciaRegs.SCICTL1.bit.SWRESET = 1; // Release SCIA from reset
mode while configuring
                             After configuration is doe
                               release SCI from reset
```

#### Agenda

- Asynchronous communication
- SCI module of the F28069
- Implementing a communication protocol
- GUI Composer 2 introduction



#### Receiving and transmitting integer data (2 bytes)

```
struct INT16_BYTES {
   Uint16 BYTE0:8; // 7:0
   Uint16 BYTE1:8; // 15:8
};
union INT16 DATA PACKAGE {
    int16 number;
    struct INT16_BYTES bytes;
};
union INT16_DATA_PACKAGE receivedData, dataToSend;
```

# Reading received data integer data (2 bytes)

```
interrupt void SCIA RX isr(void)
receivedData.bytes.BYTE0 = SciaRegs.SCIRXBUF.bit.RXDT;
receivedData.bytes.BYTE1 = SciaRegs.SCIRXBUF.bit.RXDT;
                                             SciaRegs.SCIFFRX
//Load data into temporary buffer
dataToSend.number = receivedData.number * 2;
                                              .bit.RXFFIL = 2
//Send signal to SCI to send the data
                                                  Interrupt
SciaRegs.SCIFFTX.bit.TXFIFOXRESET = 1;
SciaRegs.SCIFFTX.bit.TXFFINTCLR = 1;
                                               generated when
                                             at least 2 bytes
SciaRegs.SCIFFRX.bit.RXFIFORESET = 0; // reset pointer
                                                  have been
SciaRegs.SCIFFRX.bit.RXFIFORESET = 1; // enable op.
SciaRegs.SCIFFRX.bit.RXFFINTCLR = 1; // reset RXreteived and are
PieCtrlRegs.PIEACK.all = PIEACK GROUP9;
                                                   in FIFO
```

# Transmitting data integer data (2 bytes)

```
interrupt void SCIA_TX_isr(void)
{
    SciaRegs.SCITXBUF = dataToSend.bytes.BYTE0;
    SciaRegs.SCITXBUF = dataToSend.bytes.BYTE1;
    PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;
}
```

SciaRegs.SCIFFTX.bit.TXFFIL = 0
TX interrupt generated when FIFO buffer is empty
You can load up to 4 bytes in the FIFO buffer at once

#### Receiving and transmitting integer data (2 bytes)

```
struct INT16_BYTES {
   Uint16 BYTE0:8; // 7:0
   Uint16 BYTE1:8; // 15:8
};
union INT16 DATA PACKAGE {
    int16 number;
    struct INT16_BYTES bytes;
};
union INT16_DATA_PACKAGE receivedData, dataToSend;
```

#### Receiving and transmitting float data (4 bytes)

```
struct FLOAT32_BYTES {
   Uint32 BYTE0:8; // 7:0
   Uint32 BYTE1:8; // 15:8
   Uint32 BYTE2:8; // 23:16
   Uint32 BYTE3:8; // 31:24
};
typedef union {
   float number;
    struct FLOAT32 BYTES bytes;
}FLOAT32 DATA PACKAGE ;
FLOAT32 DATA PACKAGE dataToSend, receivedData;
```

## Reading received data float data (4 bytes)

```
interrupt void SCIA RX isr(void)
receivedData.bytes.BYTE0 = SciaRegs.SCIRXBUF.bit.RXDT;
receivedData.bytes.BYTE1 = SciaRegs.SCIRXBUF.bit.RXDT;
receivedData.bytes.BYTE2 = SciaRegs.SCIRXBUF.bit.RXDT;
receivedData.bytes.BYTE3 = SciaRegs.SCIRXBUF.bit.RXDT;
                                              SciaRegs.SCIFFRX
//Load data into temporary buffer
                                               .bit.RXFFIL = 4
dataToSend.number = receivedData.number * 2;
//Send signal to SCI to send the data
                                                  Interrupt
SciaRegs.SCIFFTX.bit.TXFIFOXRESET = 1;
SciaRegs.SCIFFTX.bit.TXFFINTCLR = 1;
                                               generated when
SciaRegs.SCIFFRX.bit.RXFIFORESET = 0; // reset path the bytes have
SciaRegs.SCIFFRX.bit.RXFIFORESET = 1; // enable orbeen received
SciaRegs.SCIFFRX.bit.RXFFINTCLR = 1; // reset RX int
                                                    are in FIFO
PieCtrlRegs.PIEACK.all = PIEACK GROUP9;
```

## Transmitting data float data (4 bytes)

```
interrupt void SCIA_TX_isr(void)
{
  SciaRegs.SCITXBUF = dataToSend.bytes.BYTE0;
  SciaRegs.SCITXBUF = dataToSend.bytes.BYTE1;
  SciaRegs.SCITXBUF = dataToSend.bytes.BYTE2;
  SciaRegs.SCITXBUF = dataToSend.bytes.BYTE3;
  PieCtrlRegs.PIEACK.all = PIEACK GROUP9;
}
  SciaRegs.SCIFFTX.bit.TXFFIL = 0
  TX interrupt generated when FIFO buffer is empty
  You can load up to 4 bytes in the FIFO buffer at once
```

#### Receiving and transmitting data with multiple bvtes

```
Uint16 receivedBuffer[5];
Uint16 transmitBuffer[5];
Uint16 numReceivedWords = 0, numToSendWords;
interrupt void SCIA TX isr(void)
    int i, lastWordIndex;
    lastWordIndex = numToSendWords - 4;
    if (lastWordIndex < 0)</pre>
        lastWordIndex = 0;
    for(i = numToSendWords-1; i >= lastWordIndex; i--)
    {
        SciaRegs.SCITXBUF = transmitBuffer[i];  // Send data
        numToSendWords--;
    if (numToSendWords > 0)
        SciaRegs.SCIFFTX.bit.TXFFINTCLR = 1;
   PieCtrlRegs.PIEACK.all = PIEACK GROUP9;
```


# Receiving and transmitting data with multiple bytes

```
interrupt void SCIA_RX_isr(void)
   int i;
   Uint16 command, response;
   for(i=0; i < SciaRegs.SCIFFRX.bit.RXFFST; i++)</pre>
        receivedBuffer[numReceivedWords] = SciaRegs.SCIRXBUF.bit.RXDT;
       numReceivedWords++:
   }
   if (numReceivedWords == 5)
       numReceivedWords = 0;
       receivedData.bytes.BYTE0 = receivedBuffer[1];
        receivedData.bytes.BYTE1 = receivedBuffer[2];
       receivedData.bytes.BYTE2 = receivedBuffer[3];
        receivedData.bytes.BYTE3 = receivedBuffer[4];
        command = receivedBuffer[0];
        response = CommunicationProtocol(command, &receivedData, &dataToSend);
       transmitBuffer[4] = response;
       transmitBuffer[3] = dataToSend.bytes.BYTE0;
       transmitBuffer[2] = dataToSend.bytes.BYTE1;
       transmitBuffer[1] = dataToSend.bytes.BYTE2;
       transmitBuffer[0] = dataToSend.bytes.BYTE3;
        numToSendWords = 5;
       //Send signal to SCI to send the data
       SciaRegs.SCIFFTX.bit.TXFFINTCLR = 1;
SciaRegs.SCIFFRX.bit.RXFFINTCLR = 1; // reset RX int
PieCtrlRegs.PIEACK.all = PIEACK GROUP9;
```

# Receiving and transmitting data with multiple bytes

```
Uint16 CommunicationProtocol(Uint16 command, FLOAT32 DATA PACKAGE* receivedPackage, FLOAT32 DATA PACKAGE*
toSendPackage)
    Uint16 response;
    switch (command)
        case 1:
            signal1 = receivedPackage->number;
            toSendPackage->number = signal1;
            response = 1;
        break;
        case 2:
            toSendPackage->number = signal2;
            response = 2;
        break;
        default:
            signal1 = receivedPackage->number;
            toSendPackage->number = signal1;
            response = 1;
    return response;
```

## GUI Composer 2



## GUI Composer 2

- Online GUI Composer 2 Editor
  - https://dev.ti.com/gc/
- Getting Started
  - https://dev.ti.com/gc/designer/help/Tutorials/GettingStarted/index.html
- User guide
  - https://dev.ti.com/gc/designer/help/UsersGuide/index.html