

# Instruction Set Summary

## A.1 Instructions available for both Cortex<sup>®</sup>-M3 and Cortex-M4

### A.1.1 Note

This section is extracted from Cortex<sup>®</sup>-M3/M4 Devices Generic User Guide with permission from ARM<sup>®</sup> Ltd.

Note:

- Angle brackets, <>, enclose alternative forms of the operand.
- Braces, {}, enclose optional operands.
- The Operands column is not exhaustive.
- Op2 is a flexible second operand that can be either a register or a constant.
- Most instructions can use an optional condition code suffix.

### A.1.2 Flexible second operand (Op2)

Some of the instructions support the Flexible second operand (Op2).

**1) Operand2 *can be a constant:* #constant**

Where *constant* can be

- Any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word.
- Any constant of the form 0x00XY00XY.
- Any constant of the form 0xXY00XY00.
- Any constant of the form 0xXYXYXYXY.

Note: In the constants shown above, X and Y are hexadecimal digits.

In addition, in a small number of instructions, *constant* can take a wider range of values. Please refer to the individual instruction descriptions in the Cortex<sup>®</sup>-M3/M4 Devices Generic User Guide.

When an *Operand2* constant is used with the instructions MOVs, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ, or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if *Operand2* is any other constant.

**2) Operand2 *can be a register with optional shift:*  $Rm \{, shift\}$**

Where  $Rm$  specifies the register holding the data for the second operand, and  $shift$  is an optional shift to be applied to  $Rm$ . It can be one of:

Shift Expression	Descriptions
<b>ASR #n</b>	Arithmetic shift right n bits, $1 \leq n \leq 32$ .
<b>LSL #n</b>	Logical shift left n bits, $1 \leq n \leq 31$ .
<b>LSR #n</b>	Logical shift right n bits, $1 \leq n \leq 32$ .
<b>ROR #n</b>	Rotate right n bits, $1 \leq n \leq 31$ .
<b>RRX</b>	Rotate right one bit, with extend.
-	If omitted, no shift occurs, equivalent to LSL #0.

If you omit the shift, or specify LSL #0, the instruction uses the value in  $Rm$ .

If you specify a shift, the shift is applied to the value in  $Rm$ , and the resulting 32-bit value is used by the instruction. However, the contents in the register  $Rm$  remains unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions.

### A.1.3 Instruction list

Mnemonic	Operands	Brief Description	Flags
<b>ADC, ADCS</b>	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V
<b>ADD, ADDS</b>	{Rd,} Rn, Op2	Add	N,Z,C,V
<b>ADD, ADDW</b>	{Rd,} Rn, #imm12	Add	-
<b>ADR</b>	Rd, label	Load PC-relative Address (add immediate value with (Align(PC, 4)))	-
<b>AND, ANDS</b>	{Rd,} Rn, Op2	Logical AND	N,Z,C
<b>ASR, ASRS</b>	Rd, Rm, <Rs #n>	Arithmetic Shift Right	N,Z,C
<b>B</b>	label	Branch	-
<b>BFC</b>	Rd, #lsb, #width	Bit Field Clear	-
<b>BFI</b>	Rd, Rn, #lsb, #width	Bit Field Insert	-
<b>BIC, BICS</b>	{Rd,} Rn, Op2	Bit Clear	N,Z,C
<b>BKPT</b>	#imm	Breakpoint	-
<b>BL</b>	label	Branch with Link	-
<b>BLX</b>	Rm	Branch indirect with Link	-
<b>BX</b>	Rm	Branch indirect	-
<b>CBNZ</b>	Rn, label	Compare and Branch if Non-Zero	-
<b>CBZ</b>	Rn, label	Compare and Branch if Zero	-
<b>CLREX</b>	-	Clear Exclusive	-

Mnemonic	Operands	Brief Description	Flags
<b>CLZ</b>	Rd, Rm	Count Leading Zeros	-
<b>CMN</b>	Rn, Op2	Compare Negative	N,Z,C,V
<b>CMP</b>	Rn, Op2	Compare	N,Z,C,V
<b>CPSID</b>	i	Change Processor State, Disable Interrupts (set PRIMASK)	-
<b>CPSIE</b>	i	Change Processor State, Enable Interrupts (clear PRIMASK)	-
<b>CPSID</b>	f	Change Processor State, Disable Interrupts (set FAULTMASK)	-
<b>CPSIE</b>	f	Change Processor State, Enable Interrupts (clear FAULTMASK)	-
<b>DMB</b>	-	Data Memory Barrier	-
<b>DSB</b>	-	Data Synchronization Barrier	-
<b>EOR, EORS</b>	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
<b>ISB</b>	-	Instruction Synchronization Barrier	-
<b>IT</b>	<cond>	If-Then condition block	-
<b>LDM</b>	Rn{!}, reglist	Load Multiple registers, increment after	-
<b>LDMDB, LDMEA</b>	Rn{!}, reglist	Load Multiple registers, decrement before	-
<b>LDMFD, LDMIA</b>	Rn{!}, reglist	Load Multiple registers, increment after	-
<b>LDR</b>	Rt, [Rn, #offset]	Load Register with word	-
<b>LDRB, LDRBT</b>	Rt, [Rn, #offset]	Load Register with byte	-
<b>LDRD</b>	Rt, Rt2, [Rn, #offset]	Load Register with two words	-
<b>LDREX</b>	Rt, [Rn, #offset]	Load Register Exclusive	-
<b>LDREXB</b>	Rt, [Rn]	Load Register Exclusive with Byte	-
<b>LDREXH</b>	Rt, [Rn]	Load Register Exclusive with Half-word	-
<b>LDRH, LDRHT</b>	Rt, [Rn, #offset]	Load Register with Half- word	-
<b>LDRSB, LDRSBT</b>	Rt, [Rn, #offset]	Load Register with Signed Byte	-
<b>LDRSH, LDRSHT</b>	Rt, [Rn, #offset]	Load Register with Signed Half-word	-
<b>LDRT</b>	Rt, [Rn, #offset]	Load Register with word	-
<b>LSL, LSLs</b>	Rd, Rm, <Rsl#n>	Logical Shift Left	N,Z,C

(Continued)

Mnemonic	Operands	Brief Description	Flags
<b>LSR, LSRS</b>	Rd, Rn, <Rs >n>	Logical Shift Right	N,Z,C
<b>MLA</b>	Rd, Rn, Rm, Ra	Multiply with Accumulate, 32-bit result	-
<b>MLS</b>	Rd, Rn, Rm, Ra	Multiply and Subtract, 32-bit result	-
<b>MOV</b>	Rd, Op2	Move	-
<b>MOVS</b>	Rd, Op2	Move with APSR update	N,Z,C
<b>MOVT</b>	Rd, #imm16	Move Top	-
<b>MOVW, MOV</b>	Rd, #imm16	Move 16-bit constant	N,Z,C
<b>MRS</b>	Rd, spec_reg	Move from Special Register to general register	-
<b>MSR</b>	spec_reg, Rm	Move from general register to Special Register	- /N,Z,C,V
<b>MUL, MULS</b>	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
<b>MVN, MVNS</b>	Rd, Op2	Move NOT	N,Z,C
<b>NOP</b>	-	No Operation	-
<b>ORN, ORNS</b>	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
<b>ORR, ORRS</b>	{Rd,} Rn, Op2	Logical OR	N,Z,C
<b>POP</b>	reglist	Pop registers from stack	-
<b>PUSH</b>	reglist	Push registers onto stack	-
<b>RBIT</b>	Rd, Rn	Reverse Bits	-
<b>REV</b>	Rd, Rn	Reverse byte order in a word	-
<b>REV16</b>	Rd, Rn	Reverse byte order in each half-word	-
<b>REVSH</b>	Rd, Rn	Reverse byte order in bottom half-word and sign extend	-
<b>ROR, RORS</b>	Rd, Rm, <Rs >n>	Rotate Right	N,Z,C
<b>RRX, RRXS</b>	Rd, Rm	Rotate Right with Extend	N,Z,C
<b>RSB, RSBS</b>	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V
<b>SBC, SBCS</b>	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V
<b>SBFX</b>	Rd, Rn, #lsb, #width	Signed Bit Field Extract	-
<b>SDIV</b>	{Rd,} Rn, Rm	Signed Divide	-
<b>SEV</b>	-	Send Event	-
<b>SMLAL</b>	RdLo, RdHi, Rn, Rm	Signed Multiply with Accumulate (32 x 32 + 64), 64-bit result	-
<b>SMULL</b>	RdLo, RdHi, Rn, Rm	Signed Multiply (32 x 32), 64-bit result	-
<b>SSAT</b>	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
<b>STM</b>	Rn{!}, reglist	Store Multiple registers, increment after	-
<b>STMDB, STMEA</b>	Rn{!}, reglist	Store Multiple registers, decrement before	-

Mnemonic	Operands	Brief Description	Flags
<b>STMTD, STMIA</b>	Rn{,}, regist	Store Multiple registers, increment after	-
<b>STR</b>	Rt, [Rn, #offset]	Store Register word	-
<b>STRB, STRBT</b>	Rt, [Rn, #offset]	Store Register byte	-
<b>STRD</b>	Rt, Rt2, [Rn, #offset]	Store Register two words	-
<b>STREX</b>	Rd, Rt, [Rn, #offset]	Store Register Exclusive	-
<b>STREXB</b>	Rd, Rt, [Rn]	Store Register Exclusive Byte	-
<b>STREXH</b>	Rd, Rt, [Rn]	Store Register Exclusive Half-word	-
<b>STRH, STRHT</b>	Rt, [Rn, #offset]	Store Register Half-word	-
<b>STRT</b>	Rt, [Rn, #offset]	Store Register word	-
<b>SUB, SUBS</b>	{Rd,} Rn, Op2	Subtract	N,Z,C,V
<b>SUB, SUBW</b>	{Rd,} Rn, #imm12	Subtract	N,Z,C,V
<b>SVC</b>	#imm	Supervisor Call	-
<b>SXTB</b>	{Rd,} Rm {,ROR #n}	Sign extend a byte	-
<b>SXTH</b>	{Rd,} Rm {,ROR #n}	Sign extend a half-word	-
<b>TBB</b>	[Rn, Rm]	Table Branch Byte	-
<b>TBH</b>	[Rn, Rm, LSL #1]	Table Branch Half-word	-
<b>TEQ</b>	Rn, Op2	Test Equivalence	N,Z,C
<b>TST</b>	Rn, Op2	Test	N,Z,C
<b>UBFX</b>	Rd, Rn, #lsb, #width	Unsigned Bit Field Extract	-
<b>UDIV</b>	{Rd,} Rn, Rm	Unsigned Divide	-
<b>UMLAL</b>	RdLo, RdHi, Rn, Rm	Unsigned Multiply with Accumulate (32 x 32 + 64), 64-bit result	-
<b>UMULL</b>	RdLo, RdHi, Rn, Rm	Unsigned Multiply (32 x 32), 64-bit result	-
<b>USAT</b>	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
<b>UXTB</b>	{Rd,} Rm {,ROR #n}	Zero extend a Byte	-
<b>UXTH</b>	{Rd,} Rm {,ROR #n}	Zero extend a Half-word	-
<b>WFE</b>	-	Wait For Event	-
<b>WFI</b>	-	Wait For Interrupt	-

## A.2 Instructions available for Cortex®-M4

SIMD and saturating instructions:

Mnemonic	Operands	Brief Description	Flags	Figure
<b>SADD8</b>	{ Rd, } Rn, Rm	Signed Add 8	GE [3:0]	B.13
<b>SADD16</b>	{ Rd, } Rn, Rm	Signed Add 16	GE [3:0]	B.14
<b>SSUB8</b>	{ Rd, } Rn, Rm	Signed Subtract 8	GE [3:0]	B.17
<b>SSUB16</b>	{ Rd, } Rn, Rm	Signed Subtract 16	GE [3:0]	B.18
<b>SASX</b>	{ Rd, } Rn, Rm	Signed Add and Subtract with Exchange	GE [3:0]	B.21
<b>SSAX</b>	{ Rd, } Rn, Rm	Signed Subtract and Add with Exchange	GE [3:0]	B.22
<b>QADD8</b>	{ Rd, } Rn, Rm	Saturating Add 8	Q	B.5
<b>QADD16</b>	{ Rd, } Rn, Rm	Saturating Add 16	Q	B.4
<b>QSUB8</b>	{ Rd, } Rn, Rm	Saturating Subtract 8	Q	B.9
<b>QSUB16</b>	{ Rd, } Rn, Rm	Saturating Subtract 16	Q	B.8
<b>QASX</b>	{ Rd, } Rn, Rm	Saturating Add and Subtract with Exchange	Q	B.10
<b>QSAX</b>	{ Rd, } Rn, Rm	Saturating Subtract and Add with Exchange	Q	B.11
<b>SHADD8</b>	{ Rd, } Rn, Rm	Signed Halving Add 8		B.15
<b>SHADD16</b>	{ Rd, } Rn, Rm	Signed Halving Add 16		B.16
<b>SHSUB8</b>	{ Rd, } Rn, Rm	Signed Halving Subtract 8		B.19
<b>SHSUB16</b>	{ Rd, } Rn, Rm	Signed Halving Subtract 16		B.20
<b>SHASX</b>	{ Rd, } Rn, Rm	Signed Halving Add and Subtract with Exchange		B.23
<b>SHSAX</b>	{ Rd, } Rn, Rm	Signed Halving Subtract and Add with Exchange		B.24
<b>UADD8</b>	{ Rd, } Rn, Rm	Unsigned Add 8	GE [3:0]	B.69
<b>UADD16</b>	{ Rd, } Rn, Rm	Unsigned Add 16	GE [3:0]	B.70
<b>USUB8</b>	{ Rd, } Rn, Rm	Unsigned Subtract 8	GE [3:0]	B.73
<b>USUB16</b>	{ Rd, } Rn, Rm	Unsigned Subtract 16	GE [3:0]	B.74
<b>UASX</b>	{ Rd, } Rn, Rm	Unsigned Add and Subtract with Exchange	GE [3:0]	B.77

Mnemonic	Operands	Brief Description	Flags	Figure
<b>USAX</b>	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE [3:0]	B.78
<b>UQADD8</b>	{Rd,} Rn, Rm	Unsigned Saturating Add 8	Q	B.85
<b>UQADD16</b>	{Rd,} Rn, Rm	Unsigned Saturating Add 16	Q	B.84
<b>UQSUB8</b>	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	Q	B.87
<b>UQSUB16</b>	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	Q	B.86
<b>UQASX</b>	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	Q	B.88
<b>UQSAX</b>	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	Q	B.89
<b>UHADD8</b>	{Rd,} Rn, Rm	Unsigned Halving Add 8		B.71
<b>UHADD16</b>	{Rd,} Rn, Rm	Unsigned Halving Add 16		B.72
<b>UHSUB8</b>	{Rd,} Rn, Rm	Unsigned Halving Subtract 8		B.75
<b>UHSUB16</b>	{Rd,} Rn, Rm	Unsigned Halving Subtract 16		B.76
<b>UHASX</b>	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange		B.79
<b>UHSAX</b>	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange		B.80
<b>USAD8</b>	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences		B.81
<b>USADA8</b>	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate		B.82
<b>USAT16</b>	Rd, #imm, Rn	Unsigned saturate 2 signed 16-bit values	Q	B.83
<b>SSAT16</b>	Rd, #imm, Rn	Signed saturate 2 signed 16-bit values	Q	B.62
<b>SEL</b>	{Rd,} Rn, Rm	Select bytes base on GE bits		B.25
<b>USAT</b>	{Rd,} #imm, Rn {, LSL #n} {Rd,} #imm, Rn {, ASR #n}	Unsigned saturate (optionally shifted) value	Q	5.12
<b>SSAT</b>	{Rd,} #imm, Rn {, LSL #n} {Rd,} #imm, Rn {, ASR #n}	Signed saturate (optionally shifted) value	Q	5.11
<b>QADD</b>	{Rd,} Rn, Rm	Saturating Add	Q	B.3
<b>QDADD</b>	{Rd,} Rn, Rm	Saturating double and Add	Q	B.6
<b>QSUB</b>	{Rd,} Rn, Rm	Saturating Subtract	Q	B.7
<b>QDSUB</b>	{Rd,} Rn, Rm	Saturating double and Subtract	Q	B.12

Multiply and MAC (Multiply and Accumulate) instructions:

Mnemonic	Operands	Brief Description	Flags	
<b>MUL{S}</b>	{ Rd , } Rn , Rm	Unsigned Multiply, 32-bit result	N, Z	
<b>SMULL</b>	RdLo, RdHi, Rn, Rm	Signed Multiply, 64-bit result		B.26
<b>SMLAL</b>	RdLo, RdHi, Rn, Rm	Signed Multiply and Accumulate, 64-bit result		B.27
<b>UMULL</b>	RdLo, RdHi, Rn, Rm	Unsigned Multiply, 64-bit result		B.90
<b>UMLAL</b>	RdLo, RdHi, Rn, Rm	Unsigned Multiply and Accumulate, 64-bit result		B.91
<b>UMAAL</b>	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Accumulate		B.92
<b>SMULBB</b>	{ Rd , } Rn , Rm	Signed Multiply (half-words)		B.28
<b>SMULBT</b>	{ Rd , } Rn , Rm	Signed Multiply (half-words)		B.29
<b>SMULTB</b>	{ Rd , } Rn , Rm	Signed Multiply (half-words)		B.30
<b>SMULTT</b>	{ Rd , } Rn , Rm	Signed Multiply (half-words)		B.31
<b>SMLABB</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (half-words)	Q	B.36
<b>SMLABT</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (half-words)	Q	B.37
<b>SMLATB</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (half-words)	Q	B.38
<b>SMLATT</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (half-words)	Q	B.39
<b>SMULWB</b>	Rd, Rn, Rm, Ra	Signed Multiply (word by half-word)		B.40
<b>SMULWT</b>	Rd, Rn, Rm, Ra	Signed Multiply (word by half-word)		B.41
<b>SMLAWB</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (word by half-word)	Q	B.42
<b>SMLAWT</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate (word by half-word)	Q	B.43
<b>SMMUL</b>	{ Rd , } Rn , Rm	Signed Most significant word Multiply		B.32
<b>SMMULR</b>	{ Rd , } Rn , Rm	Signed Most significant word Multiply with rounded result		B.33
<b>SMMLA</b>	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate		B.34



Mnemonic	Operands	Brief Description	Flags	
<b>SMMLAR</b>	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate with rounded result		B.35
<b>SMMLS</b>	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract		B.44
<b>SMMLSR</b>	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract with rounded result		B.45
<b>SMLALBB</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long (half-words)		B.46
<b>SMLALBT</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long (half-words)		B.47
<b>SMLALTB</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long (half-words)		B.48
<b>SMLALTT</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long (half-words)		B.49
<b>SMUAD</b>	{ Rd, } Rn, Rm	Signed Dual Multiply Add	Q	B.50
<b>SMUADX</b>	{ Rd, } Rn, Rm	Signed Dual Multiply Add with eXchange	Q	B.51
<b>SMUSD</b>	{ Rd, } Rn, Rm	Signed Dual Multiply Subtract		B.56
<b>SMUSDX</b>	{ Rd, } Rn, Rm	Signed Dual Multiply Subtract with eXchange		B.57
<b>SMLAD</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q	B.52
<b>SMLADX</b>	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual with eXchange	Q	B.53
<b>SMLSD</b>	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q	B.58
<b>SMLSDX</b>	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual with eXchange	Q	B.59
<b>SMLALD</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual		B.54
<b>SMLALDX</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual with eXchange		B.55
<b>SMLSLD</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual		B.60
<b>SMLSLDX</b>	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual with eXchange		B.61

Packing and unpacking instructions:

Instructions	Operands	Descriptions	
<b>PKHBT</b>	{Rd,} Rn, Rm {,LSL #imm}	Pack Half-word with lower half from 1 <sup>st</sup> operand and upper half from shifted 2 <sup>nd</sup> operand	B.1
<b>PKHTB</b>	{Rd,} Rn, Rm {,ASR #imm}	Pack Half-word with upper half from 1 <sup>st</sup> operand and lower half from shifted 2 <sup>nd</sup> operand	B.2
<b>SXTB</b>	Rd,Rm {,ROR #n}	Signed eXtend Byte	B.63
<b>SXTH</b>	Rd,Rm {,ROR #n}	Signed eXtend Half-word	B.67
<b>UXTB</b>	Rd,Rm {,ROR #n}	Unsigned eXtend Byte	B.93
<b>UXTH</b>	Rd,Rm {,ROR #n}	Unsigned eXtend Half-word	B.97
<b>SXTB16</b>	Rd,Rm {,ROR #n}	Signed eXtend two bytes to two half-words	B.64
<b>UXTB16</b>	Rd,Rm {,ROR #n}	Unsigned eXtend two bytes to two half-words	B.94
<b>SXTAB</b>	{Rd,} Rn, Rm{,ROR #n}	Signed eXtend and Add byte	B.65
<b>SXTAH</b>	{Rd,} Rn, Rm{,ROR #n}	Signed eXtend and Add half-word	B.68
<b>SXTAB16</b>	{Rd,} Rn, Rm{,ROR #n}	Signed extend two bytes to half-words and dual add	B.66
<b>UXTAB</b>	{Rd,} Rn, Rm{,ROR #n}	Unsigned eXtend and Add byte	B.95
<b>UXTAH</b>	{Rd,} Rn, Rm{,ROR #n}	Unsigned eXtend and Add half-word	B.98
<b>UXTAB16</b>	{Rd,} Rn, Rm{,ROR #n}	Unsigned extend two bytes to half-words and dual add	B.96

### A.3 Floating point instructions for Cortex<sup>®</sup>-M4

The following instructions are available to Cortex<sup>®</sup>-M4 processor with floating point unit, and after the floating point unit is enabled.

Instructions	Operands	Operations
<b>VABS.F32</b>	Sd, Sm	Floating point Absolute value
<b>VADD.F32</b>	{Sd,} Sn, Sm	Floating point Add
<b>VCMP{E}.F32</b>	Sd, Sm	Compare two floating point registers VCMP : Raise Invalid Operation exception if either operand is a signaling NaN VCMPE : Raise Invalid Operation exception if either operand is any types of NaN
<b>VCMP{E}.F32</b>	Sd, #0.0	Compare a floating point register to zero (#0.0)
<b>VCVT.S32.F32</b>	Sd, Sm	Convert from signed 32-bit integer to floating point (round toward zero rounding mode)

Instructions	Operands	Operations
<b>VCVTR.S32.F32</b>	Sd, Sm	Convert from signed 32-bit integer to floating point (use rounding mode specified by FPCSR)
<b>VCVT.U32.F32</b>	Sd, Sm	Convert from unsigned 32-bit integer to floating point (round toward zero rounding mode)
<b>VCVTR.U32.F32</b>	Sd, Sm	Convert from unsigned 32-bit integer to floating point (use rounding mode specified by FPCSR)
<b>VCVT.F32.S32</b>	Sd, Sm	Convert from floating point to 32-bit signed integer
<b>VCVT.F32.U32</b>	Sd, Sm	Convert from floating point to 32-bit unsigned integer
<b>VCVT.S16.F32</b>	Sd, Sd, #fbit	Convert from signed 16-bit fixed point value to floating point. #fbit range from 1 to 16 (fraction bits)
<b>VCVT.U16.F32</b>	Sd, Sd, #fbit	Convert from unsigned 16-bit fixed point value to floating point. #fbit range from 1 to 16 (fraction bits)
<b>VCVT.S32.F32</b>	Sd, Sd, #fbit	Convert from signed 32-bit fixed point value to floating point. #fbit range from 1 to 32 (fraction bits)
<b>VCVT.U32.F32</b>	Sd, Sd, #fbit	Convert from unsigned 32-bit fixed point value to floating point. #fbit range from 1 to 32 (fraction bits)
<b>VCVT.F32.S16</b>	Sd, Sd, #fbit	Convert from floating point to signed 16-bit fixed point value. #fbit range from 1 to 16 (fraction bits)
<b>VCVT.F32.U16</b>	Sd, Sd, #fbit	Convert from floating point to unsigned 16-bit fixed point value. #fbit range from 1 to 16 (fraction bits)
<b>VCVT.F32.S32</b>	Sd, Sd, #fbit	Convert from floating point to signed 32-bit fixed point value. #fbit range from 1 to 32 (fraction bits)
<b>VCVT.F32.U32</b>	Sd, Sd, #fbit	Convert from floating point to unsigned 32-bit fixed point value. #fbit range from 1 to 32 (fraction bits)
<b>VCVTB.F32.F16</b>	Sd, Sm	Convert from Single precision to Half Precision (use bottom 16-bit, upper 16-bit unaffected)
<b>VCVTF.F32.F16</b>	Sd, Sm	Convert from Single precision to Half Precision (use upper 16-bit, bottom 16-bit unaffected)
<b>VCVTB.F16.F32</b>	Sd, Sm	Convert from Half Precision (use bottom 16-bit) to Single precision
<b>VCVTF.F16.F32</b>	Sd, Sm	Convert from Half Precision (use upper 16-bit) to Single precision
<b>VDIV.F32</b>	{Sd,} Sn, Sm	Floating point Divide
<b>VFMA.F32</b>	Sd, Sn, Sm	Floating point Fused Multiply Accumulate $Sd = Sd + (Sn * Sm)$

(Continued)

Instructions	Operands	Operations
<b>VFMS.F32</b>	Sd, Sn, Sm	Floating point Fused Multiply Subtract $Sd = Sd - (Sn * Sm)$
<b>VFNMA.F32</b>	Sd, Sn, Sm	Floating point Fused Negate Multiply Accumulate $Sd = (-Sd) + (Sn * Sm)$
<b>VFNMS.F32</b>	Sd, Sn, Sm	Floating point Fused Negate Multiply Subtract $Sd = (-Sd) - (Sn * Sm)$
<b>VLDmia.32</b>	Rn{!}, {S_regs}	Floating point Multiple Load Increment After
<b>VLDmdb.32</b>	Rn{!}, {S_regs}	Floating point Multiple Load Decrement Before
<b>VLDmia.64</b>	Rn{!}, {D_regs}	Floating point Multiple Load Increment After
<b>VLDmdb.64</b>	Rn{!}, {D_regs}	Floating point Multiple Load Decrement Before
<b>VLDR.32</b>	Sd, [Rn{, #imm}]	Load a single precision data from memory (register + offset)
<b>VLDR.32</b>	Sd, label	Load a single precision data from memory (literal data)
<b>VLDR.32</b>	Sd, [PC, #imm]	Load a single precision data from memory (literal data)
<b>VLDR.64</b>	Dd, [Rn{, #imm}]	Load a double precision data from memory (register + offset)
<b>VLDR.64</b>	Dd, label	Load a double precision data from memory (literal data)
<b>VLDR.64</b>	Dd, [PC, #imm]	Load a double precision data from memory (literal data)
<b>VMLA.F32</b>	Sd, Sn, Sm	Floating point Multiply Accumulate $Sd = Sd + (Sn * Sm)$
<b>VMLS.F32</b>	Sd, Sn, Sm	Floating point Multiply Subtract $Sd = Sd - (Sn * Sm)$
<b>VMOV{.F32}</b>	Rt, Sm	Copy floating point (scalar) to ARM core register
<b>VMOV{.F32}</b>	Sn, Rt	Copy ARM core register to floating point (scalar)
<b>VMOV{.F32}</b>	Sd, Sm	Copy floating point register Sm to Sd (single precision)
<b>VMOV</b>	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision register
<b>VMOV</b>	Rt, Rt2, Sm, Sm1	Copy 2 single precision register to 2 ARM core registers (Alternate syntax : VMOV Rt, Rt2, Dm)
<b>VMRS.F32</b>	Rt, FPCSR	Copy value in FPSCR, a floating point unit system register to Rt
<b>VMRS</b>	APSR_nzcv, FPCSR	Copy flags from FPSCR to the flags in APSR
<b>VMSR</b>	FPSCR, Rt	Copy Rt to FPSCR, a floating point unit system register
<b>VMOV.F32</b>	Sd, #imm	Move single precision value into floating point register

Instructions	Operands	Operations
<b>VMUL.F32</b>	{Sd,} Sn, Sm	Floating point Multiply
<b>VNEG.F32</b>	Sd, Sm	Floating point Negate
<b>VNMUL</b>	{Sd,} Sn, Sm	Floating point Multiply with negation $Sd = -(Sn * Sm)$
<b>VNMLA</b>	Sd, Sn, Sm	Floating point Multiply Accumulate with negation $Sd = -(Sd + (Sn * Sm))$
<b>VNMLS</b>	Sd, Sn, Sm	Floating point Multiply Accumulate with negation $Sd = -(Sd - (Sn * Sm))$
<b>VPUSH.32</b>	{S_regs}	Floating point single precision register(s) push
<b>VPUSH.64</b>	{D_regs}	Floating point double precision register(s) push
<b>VPOP.32</b>	{D_regs}	Floating point double precision register(s) pop
<b>VPOP.64</b>	{D_regs}	Floating point double precision register(s) pop
<b>VSQRT.F32</b>	Sd, Sm	Floating point Square Root
<b>VSTMIA.32</b>	Rn{!}, <S_regs>	Floating point Multiple Store Increment After
<b>VSTMDB.32</b>	Rn{!}, <S_regs>	Floating point Multiple Store Decrement Before
<b>VSTMIA.64</b>	Rn{!}, <D_regs>	Floating point Multiple Store Increment After
<b>VSTMDB.64</b>	Rn{!}, <D_regs>	Floating point Multiple Store Decrement Before
<b>VSTR.32</b>	Sd,[Rn{, #imm}]	Store a single precision data to memory (register + offset)
<b>VSTR.64</b>	Dd,[Rn{, #imm}]	Store a double precision data to memory (register + offset)
<b>VSUB.F32</b>	{Sd,} Sn, Sm	Floating point Subtract