MIPP: a Portable C++ SIMD Wrapper and its use for Error Correction Coding in 5G Standard

Adrien Cassagne^{1,2} Olivier Aumage¹ Denis Barthou¹ Camille Leroux² Christophe Jégo²

¹Inria, Bordeaux Institute of Technology, U. of Bordeaux, LaBRI/CNRS, Bordeaux, France

²IMS/CNRS, Bordeaux, France

WPMVP, February 2018







Context: Error Correction Codes (ECC)

- Algorithms that enable reliable delivery of digital data
 - Redundancy for error correction
- Usually, hardware implementation
- Growing interest for software implementation
 - End-user utilization (low power consumption processors)
 - Algorithm validation (Monte-Carlo simulations)
 - Requires performance



The communication chain

Context: 5G Standard

- Many devices connected to Internet via wireless interfaces
- Large zoo of devices: Flexibility
- Varied, complex ECC algorithms: Expensive testing and validation



Context: 5G Standard

- Many devices connected to Internet via wireless interfaces
- Large zoo of devices: Flexibility
- Varied, complex ECC algorithms: Expensive testing and validation
- ⇒ Portable SIMD library



Proposal: MyIntrinsics++ (MIPP)

- SIMD C++ wrapper
 - Maximizes code portability
 - Improves expressiveness over intrinsics
 - No dependencies to other libraries

Proposal: MyIntrinsics++ (MIPP)

- SIMD C++ wrapper
 - Maximizes code portability
 - Improves expressiveness over intrinsics
 - No dependencies to other libraries
- Programming model close to intrinsics
 - Whenever possible, one statement = one intrinsic
 - One variable = one register allocation

Proposal: MyIntrinsics++ (MIPP)

- SIMD C++ wrapper
 - Maximizes code portability
 - Improves expressiveness over intrinsics
 - No dependencies to other libraries
- Programming model close to intrinsics
 - Whenever possible, one statement = one intrinsic
 - One variable = one register allocation



MIPP MIPP!

MIPP: Programming Interfaces

- The Low-Level MIPP Interface (low)
 - Similar to SIMD intrinsics: Untyped registers, typed operations
 - Portability through template specialization and function inlining

MIPP: Programming Interfaces

- The Low-Level MIPP Interface (low)
 - Similar to SIMD intrinsics: Untyped registers, typed operations
 - Portability through template specialization and function inlining
- The Medium-Level MIPP Interface (med.)
 - Typed registers, polymorphic operations
 - Based on MIPP Low Level Interface
 - Typing through object encapsulation and operator overloading

MIPP: Low Level Interface (low)

Similar to SIMD intrinsics: Untyped registers, typed operations

- Abstract SIMD data register (mipp::reg)
 - The number of elements in a register: mipp::N<T>()
- Abstract SIMD mask register (mipp::msk)
- Intrinsic functions wrapped into MIPP functions

```
template<> mipp::reg mipp::add<float>(mipp::reg a, mipp::reg b)
{
    return (mipp::reg) _mm256_add_ps((__mm256) a, (__mm256) b);
}

template<> mipp::reg mipp::add<double>(mipp::reg a, mipp::reg b)
{
    return (mipp::reg) _mm256_add_pd((__mm256d) a, (__mm256d) b);
}
```

- C++ template specialization technique
- Instruction set selection based on preprocessor definitions

MIPP: Low Level Interface (low)

Similar to SIMD intrinsics: Untyped registers, typed operations

- Abstract SIMD data register (mipp::reg)
 - The number of elements in a register: mipp::N<T>()
- Abstract SIMD mask register (mipp::msk)
- Intrinsic functions wrapped into MIPP functions

```
template<> mipp::reg mipp::add<float>(mipp::reg a, mipp::reg b)
{
    return (mipp::reg) _mm256_add_ps((__mm256) a, (__mm256) b);
}
template<> mipp::reg mipp::add<double>(mipp::reg a, mipp::reg b)
{
    return (mipp::reg) _mm256_add_pd((__mm256d) a, (__mm256d) b);
}
```

- C++ template specialization technique
- Instruction set selection based on preprocessor definitions

MIPP: Medium Level Interface (med.)

Typed registers, polymorphic operations

- Typed, portable SIMD data register (mipp::Reg<T>)
 - Contains a MIPP low data register (mipp::reg)
- Typed, portable SIMD mask register (mipp::Msk<N>)
 - Contains a MIPP low mask register (mipp::msk)
- Supports operator overloading
 - mipp::Reg<float> a = 1.f, b = 2.f; auto c = a + b;
- Eases the register initializations (broadcasts, sets and loads)
 - mipp::Reg<int> a = 1, b = {1, 2, 3, 4}, c = ptr;
- Defines an aligned memory allocator for the std::vector<T,A> class (mipp::vector<T>)

MIPP: Hello World!


```
template <typename T>
   void vecAdd(const std::vector<T> &A,
 3
               const std::vector<T> &B.
                      std::vector<T> &C)
 5
     // N elements per SIMD register
     constexpr int N = mipp::N<T>();
 8
 9
     // sizes verifications
10
     assert(A.size() == B.size()):
     assert(A.size() == C.size());
11
     assert((A.size() % N) == 0);
13
14
     for(auto i = 0; i < A.size(); i += N)</pre>
15
16
       mipp::Reg<T> rA = &A[i]; // SIMD load
17
       mipp::Reg<T> rB = &B[i]; // SIMD load
18
19
       mipp::Reg<T> rC = rA + rB; // SIMD addition
20
21
       rC.store(&C[i]); // SIMD store
22
23
```

```
template <typename T>
   void vecAdd(const std::vector<T> &A,
 3
                const std::vector<T> &B.
                      std::vector<T> &C)
     // N elements per SIMD register
     constexpr int N = mipp::N<T>();
     // sizes verifications
10
     assert(A.size() == B.size()):
11
     assert(A.size() == C.size());
     assert((A.size() % N) == 0);
13
14
     for(auto i = 0; i < A.size(); i += N)</pre>
15
16
       mipp::Reg<T> rA = &A[i]; // SIMD load
17
       mipp::Reg<T> rB = &B[i]; // SIMD load
18
       mipp::Reg<T> rC = rA + rB; // SIMD addition
19
20
       rC.store(&C[i]); // SIMD store
23
```

- MIPP operates at register level
- Same code can work on various data types and instruction sets

MIPP: Masking Support

- In the AVX-512 instruction set:
 - Height dedicated hardware mask registers (k0, k1, ..., k7)
 - Some operations can be masked







Picture from colfaxresearch.com

MIPP: Masking Support

- In the AVX-512 instruction set:
 - Height dedicated hardware mask registers (k0, k1, ..., k7)
 - Some operations can be masked







Picture from colfaxresearch.com

 MIPP takes advantage of the masked operations with a dedicated function: mipp::mask<T,mipp::op>(m, src, r1, r2)

9 / 19

MIPP: Masking Support (example)






```
mipp::Reg < float > ZMM1 = { 40, -30, 60, 80};
mipp::Reg < float > ZMM2 = 0.1; // broadcast
mipp::Msk<mipp::N<float>() > k1 = {false, true, false, false};

4
5 // ZMM3 = k1 ? ZMM1 * ZMM2 : ZMM1;
auto ZMM3 = mipp::mask<float, mipp::mul>(k1, ZMM1, ZMM1, ZMM2);

8 std::cout << ZMM3 << std::endl; // [ 40, -3, 60, 80]</pre>
```

MIPP: Masking Support (example)





```
mipp::Reg < float > ZMM1 = { 40, -30, 60, 80};
mipp::Reg < float > ZMM2 = 0.1; // broadcast
mipp::Msk < mipp::Nsfloat > () > k1 = {false, true, false, false};

// ZMM3 = k1 ? ZMM1 * ZMM2 : ZMM1;
auto ZMM3 = mipp::mask < float, mipp::mul > (k1, ZMM1, ZMM1, ZMM2);

std::cout << ZMM3 << std::end1; // [ 40, -3, 60, 80]</pre>
```

Experimentation Protocol

- Experiments
 - 5G standard related case studies
 - Comparison to related works on Mandelbrot set
- Tests are mono-threaded
- GNU C++ compiler version 5

Instr. set	NEON	SSE / AVX	AVX-512			
Name	Exynos5422	Core i5-5300U	Xeon Phi 7230			
Year	2014	2014 2015				
Vendor	Samsung	Intel	Intel			
Arch.	ARMv7	×86-64	Knights			
AICII.	Cortex A15	Broadwell	Landing			
Cores/Freq.	4/2.0 GHz	2/2.3 GHz	64/1.3 GHz			
LLC	2 MB L2	3 MB L3	32 MB L2			
TDP	~4 W	15 W	215 W			

Experimentation Protocol

- Experiments
 - 5G standard related case studies
 - Comparison to related works on Mandelbrot set
- Tests are mono-threaded
- GNU C++ compiler version 5

Instr. set	NEON	SSE / AVX	AVX-512			
Name	Exynos5422	Core i5-5300U	Xeon Phi 7230			
Year	2014	2014 2015				
Vendor	Samsung	Intel	Intel			
Arch.	ARMv7	×86-64	Knights			
AICII.	Cortex A15	Broadwell	Landing			
Cores/Freq.	4/2.0 GHz	2/2.3 GHz	64/1.3 GHz			
LLC	2 MB L2	3 MB L3	32 MB L2			
TDP	~4 W	15 W	215 W			

5G Case Studies: Box-Muller Transform



```
void BoxMuller(const std::vector<float> &U
                         std::vector<float> &Z)
3
     constexpr auto N = mipp::N<float>();
     const auto nElmts = U.size();
     const auto twoPi = 2.f * 3.141592f:
     for (auto i = 0: i < nElmts: i += N * 2)
9
       auto u1 = mipp::Reg<float>(&U[
       auto u2 = mipp::Reg<float>(&U[N +i]):
10
       auto r = mipp::sqrt(mipp::log(u1)*-2.f);
11
       auto theta = u2 * twoPi:
12
       mipp::Reg<float> sinTheta. cosTheta:
13
14
       mipp::sincos(theta, sinTheta, cosTheta):
15
       auto z1 = r * cosTheta:
16
       auto z^2 = r * sinTheta:
17
       z1.store(&Z[ i]):
       z2.store(&Z[N+i]);
18
19
20 |
```

- 20% 50% of simulation time
- MIPP includes sqrt, log, exp, sin, cos and sincos math functions

5G Case Studies: Box-Muller Transform



```
void BoxMuller(const std::vector<float> &U
                         std::vector<float> &Z)
3
     constexpr auto N = mipp::N<float>();
     const auto nElmts = U.size();
     const auto twoPi = 2.f * 3.141592f:
     for (auto i = 0: i < nElmts: i += N * 2)
9
       auto u1 = mipp::Reg<float>(&U[ i]);
       auto u2 = mipp::Reg<float>(&U[N +i]):
10
       auto r = mipp::sqrt(mipp::log(u1)*-2.f);
11
12
       auto theta = u2 * twoPi:
       mipp::Reg<float> sinTheta, cosTheta;
13
14
       mipp::sincos(theta, sinTheta, cosTheta):
15
       auto z1 = r * cosTheta:
16
       auto z^2 = r * sinTheta:
17
       z1.store(&Z[ i]):
       z2.store(&Z[N+i]);
18
19
20 |
```

- 20% 50% of simulation time
- MIPP includes sqrt, log, exp, sin, cos and sincos math functions

	NEON	SSE	AVX	AVX-512
SIMD size	4	4	8	16
Seq. T/P (Mb/s)	13.2	46.7	42.5	6.6
MIPP T/P (Mb/s)	40.9	107.4	178.3	95.1
Speedup	×3.1	×2.3	×4.2	×14.4

5G Case Studies: Quantizer



```
void Quantizer(const std::vector<float > &Y.
 2
3
4
5
                          std::vector<int8 t> &Ysv,
                   const unsigned s, const unsigned v) {
      constexpr auto N = mipp::N<float>();
      const auto pow2 = mipp::Reg<float >(1 << v);</pre>
6
7
8
      const float qMax = (1 << (s-2)) + (1 << (s-2)) -1;
      const float qMin = -qMax;
      for (auto y = 0; y < Y.size(); y += 4 * N) {
9
        // implicit loads and q = 2^v * y +/- 0.5
auto q32_0 = mipp::round(pow2 * &Y[y + 0*N]);
        auto q32 1 = mipp::round(pow2 * &Y[v + 1*N]):
        auto q32_2 = mipp::round(pow2 * &Y y + 2*N );
        auto q32_3 = mipp::round(pow2 * &Y[v + 3*N]);
        // convert float to int32 t
        auto q32i_0 = mipp::cvt<int32 t>(q32_0);
        auto q32i_1 = mipp::cvt<int32 t>(q32_1);
        auto q32i_2 = mipp::cvt<int32_t>(q32_2);
        auto q32i_3 = mipp::cvt<int32 t>(q32_3);
        // pack four int32 t in two int16 t
        auto q16i_0 = mipp::pack<int32_t, int16_t>(q32i_0
        auto q16i_1 = mipp::pack<int32_t,int16_t>(q32i_2,
                                                    q32i_3);
        // pack two int16 t in one int8 t
        auto q8i = mipp::pack<int16_t,int8_t>(q16i_0, q16i_1);
        // saturation (psi function)
        auto q8is = mipp::sat(q8i, qMin, qMax);
        q8is.store(&Ysv[v]);
```

- Converts 32-bit floating-point numbers into 8-bit integers
- Auto-vectorization is very bad when data conversions are involved
- MIPP provides round, cvt and pack functions

5G Case Studies: Quantizer




```
void Quantizer(const std::vector<float > &Y.
 2
3
4
5
                          std::vector<int8 t> &Ysv,
                   const unsigned s, const unsigned v) {
      constexpr auto N = mipp::N<float>();
      const auto pow2 = mipp::Reg<float >(1 << v);</pre>
6
7
8
      const float qMax = (1 << (s-2)) + (1 << (s-2)) -1;
      const float qMin = -qMax;
      for (auto y = 0; y < Y.size(); y += 4 * N) {
9
        // implicit loads and q = 2^v + y + 0.5
auto q32_0 = mipp::round(pow2 * &Y[y + 0*N]);
        auto q32 1 = mipp::round(pow2 * &Y[v + 1*N]):
        auto q32_2 = mipp::round(pow2 * &Y y + 2*N );
        auto q32_3 = mipp::round(pow2 * &Y[v + 3*N]);
        // convert float to int32 t
        auto q32i_0 = mipp::cvt<int32 t>(q32_0);
        auto q32i_1 = mipp::cvt<int32_t>(q32_1);
        auto q32i_2 = mipp::cvt<int32_t>(q32_2);
        auto q32i_3 = mipp::cvt<int32 t>(q32_3);
        // pack four int32 t in two int16 t
        auto q16i_0 = mipp::pack<int32_t, int16_t>(q32i_0
        auto q16i_1 = mipp::pack<int32_t,int16_t>(q32i_2,
                                                   q32i_3);
        // pack two int16_t in one int8 t
        auto q8i = mipp::pack<int16_t,int8_t>(q16i_0, q16i_1);
        // saturation (psi function)
        auto q8is = mipp::sat(q8i, qMin, qMax);
        q8is.store(&Ysv[v]);
```

- Converts 32-bit floating-point numbers into 8-bit integers
- Auto-vectorization is very bad when data conversions are involved
- MIPP provides round, cvt and pack functions

	NEON	SSE	AVX
SIMD size	4-16	4-16	8-32
Seq. T/P (Mb/s)	65.3	227.0	218.2
MIPP T/P (Mb/s)	300.6	3541.4	5628.3
Speedup	×4.6	×15.6	×25.8

5G Case Studies: LDPC Codes Decoding (BP Min-Sum)



```
template <typename T>
2134156
    void DecBP(const std::vector<std::vector<unsigned>>> &H
                       std::vector<mipp::Reg <T
                       std::vector<mipp::Reg <T
                                                          >> &M.
                       std::vector<mipp::Reg <T
                                                          >> &C
                const unsigned
                                                              nIte) {
7
      const auto max = std::numeric_limits<T>::max();
      const auto zero = mipp::Reg<T>(0);
9
      for (auto i = 0: i < nIte: i++) {
10
11
11
12
13
14
14
15
16
17
18
19
20
22
22
23
24
25
26
27
28
29
30
31
32
33
34
         for (auto c = 0: c < H.size(): c++)
           constexpr auto N = mipp::N < T > ():
           auto sign = mipp::Msk<N>(false);
           auto min1 = mipp::Reg<T>(max):
           auto min2 = mipp::Reg<T>(max);
           for (auto v = 0; v < H[c].size(); v++) {
             C[v] = VN[H[c][v]] - M[mRead++];
             auto cabs = mipp::abs(C[v]);
             auto ctmp = min1:
             sign = mipp::sign(C[v]);
                  = mipp::min(min1,
                  = mipp::min(min2. mipp::max(cabs. ctmp)):
           auto cst1 = mipp::blend(zero, min2, zero > min2);
           auto cst2 = mipp::blend(zero, min1, zero > min1);
           for (auto v = 0; v < H[c].size(); v++) {
             auto cval = C[v]:
             auto cabs = mipp::abs(cval);
             auto cres = mipp::blend(cst1. cst2. cabs == min1):
             auto csig = sign ^ mipp::sign(cval);
                  cres = mipp::copysign(cres, csig);
             M[mWrite++] = cres:
             VN[H[c][v]] = C[v] + cres;
```

- Same code for various data types (double, float, int32_t, int16_t)
- Decodes multiple frames (N) in parallel (SIMD inter-frame strategy)

5G Case Studies: LDPC Codes Decoding (BP Min-Sum)




```
template <typename T>
2134156
    void DecBP(const std::vector<std::vector<unsigned>>> &H
                       std::vector<mipp::Reg <T
                       std::vector<mipp::Reg <T
                                                          >> &M.
                       std::vector<mipp::Reg <T
                                                          >> &C
                const unsigned
                                                              nIte) {
7
      const auto max = std::numeric_limits<T>::max();
      const auto zero = mipp::Reg<T>(0);
9
      for (auto i = 0: i < nIte: i++) {
10
11
11
12
13
14
14
15
16
17
18
19
20
22
22
23
24
25
26
27
28
29
30
31
32
33
34
         for (auto c = 0: c < H.size(): c++)
           constexpr auto N = mipp::N < T > ():
           auto sign = mipp::Msk<N>(false);
           auto min1 = mipp::Reg<T>(max):
           auto min2 = mipp::Reg<T>(max);
           for (auto v = 0; v < H[c].size(); v++) {
             C[v] = VN[H[c][v]] - M[mRead++];
             auto cabs = mipp::abs(C[v]);
             auto ctmp = min1:
             sign = mipp::sign(C[v]);
                  = mipp::min(min1,
             min2 = mipp::min(min2. mipp::max(cabs. ctmp)):
           auto cst1 = mipp::blend(zero, min2, zero > min2);
           auto cst2 = mipp::blend(zero, min1, zero > min1);
           for (auto v = 0; v < H[c].size(); v++) {
             auto cval = C[v]:
             auto cabs = mipp::abs(cval);
             auto cres = mipp::blend(cst1. cst2. cabs == min1):
             auto csig = sign ^ mipp::sign(cval);
                  cres = mipp::copysign(cres, csig);
             M[mWrite++] = cres:
             VN[H[c][v]] = C[v] + cres;
```

- Same code for various data types (double, float, int32_t, int16_t)
- Decodes multiple frames (N) in parallel (SIMD inter-frame strategy)

	NEON	SSE	AVX
SIMD size	8	8	16
Seq. T/P (Mb/s)	0.9	3.4	3.5
MIPP T/P (Mb/s)	8.3	30.3	53.2
Speedup	×9.7	×8.8	×15.2

5G Case Studies: Polar Codes Decoding (SC)



```
template <typename T>
 2
   mipp::Reg<T> f SIMD(const mipp::Reg<T> &la
                         const mipp::Reg<T> &lb)
 4
 5
      auto abs la = mipp::abs(la):
      auto abs lb = mipp::abs(lb):
      auto min abs = mipp::min(abs la. abs lb):
                   = mipp::sign(la
 9
      // neg(Reg, Msk) = Msk ? -Reg : Reg;
10
      return mipp::neg(min abs. sign):
11
12
13
14
15
   template <typename T, int N = mipp::N < T > () >
   mipp::Reg<T> g_SIMD(const mipp::Reg<T> &la,
                         const mipp::Reg<T> &lb,
16
                         const mipp::Msk<N> &sa)
17
18
      return mipp::neg(la, sa) + lb;
19
20
21
22
23
24
   template <int N>
   mipp::Msk<N> h_SIMD(const mipp::Msk<N>& sa
                         const mipp::Msk<N>& sb)
25
      return sa ^ sb:
26
```

- Same code for various data types (double, float, int16 t, int8 t)
- Decodes frame per frame (SIMD) intra-frame strategy)

5G Case Studies: Polar Codes Decoding (SC)



```
template <typename T>
   mipp::Reg<T> f SIMD(const mipp::Reg<T> &la
                         const mipp::Reg<T> &lb)
 4
 5
      auto abs_la = mipp::abs(la);
      auto abs_lb = mipp::abs(lb);
      auto min abs = mipp::min(abs la. abs lb):
                   = mipp::sign(la
 9
      // neg(Reg. Msk) = Msk ? -Reg : Reg:
10
      return mipp::neg(min abs. sign):
11
12
13
14
15
   template <typename T, int N = mipp::N < T > () >
   mipp::Reg<T> g_SIMD(const mipp::Reg<T> &la,
                         const mipp::Reg<T> &lb,
16
                         const mipp::Msk<N> &sa)
17
18
      return mipp::neg(la, sa) + lb;
19
20
21
22
23
24
   template <int N>
   mipp::Msk<N> h_SIMD(const mipp::Msk<N>& sa
                         const mipp::Msk<N>& sb)
25
      return sa ^ sb:
26
```

- Same code for various data types (double, float, int16 t, int8 t)
- Decodes frame per frame (SIMD intra-frame strategy)

	NEON	SSE	AVX
SIMD size	16	16	32
Seq. T/P (Mb/s)	48.0	120.1	127.1
MIPP T/P (Mb/s)	148.7	528.3	483.0
Speedup	×3.1	×4.4	×3.8

Related works: SIMD Wrappers

Two main strategies:

- operator overloading (used in MIPP)
- **2** expression templates, can automatically match instructions like Fused Multiply–Add (FMA, $d = a \times b + c$)

Ger	neral Information		Instruction Set		Data Type					Features			
	Name	SSE	AVX	AVX-512	NEON	Float		Integer				Math	C++
		128-bit	256-bit	512-bit	128-bit	64	32	64	32	16	8	Func.	Technique
	MIPP	✓	√	/	/	1	/	/	1	1	/	1	Op. overload.
	VCL	1	/	/	X	1	/	1	1	/	1	1	Op. overload.
	simdpp	1	/	/	/	1	1	1	1	1	1	X	Expr. templ.
ibrary	T-SIMD	1	/	X	/	X	/	X	1	/	1	Х	Op. overload.
ij	Vc	1	/	X	X	1	1	1	1	1	X	1	Op. overload.
-	xsimd	1	/	X	X	1	/	1	1	X	X	1	Op. overload.
	Boost.SIMD	1	X	X	X	1	/	1	1	1	1	1	Expr. templ.
	bSIMD	✓	✓	✓	✓	1	1	1	1	1	1	1	Expr. templ.


Related works: Comparison on the Mandelbrot Set

- Computational intensive kernel
- Need to manage an early termination
- C++ code is freely available¹

¹Full code is available online: https://gitlab.inria.fr/acassagn/mandelbrot

Related works: Comparison on the Mandelbrot Set

- Computational intensive kernel
- Need to manage an early termination
- C++ code is freely available¹



¹Full code is available online: https://gitlab.inria.fr/acassagn/mandelbrot

Conclusion:

§ SIMD wrapper dedicated to digital communication algorithms

Conclusion:

- SIMD wrapper dedicated to digital communication algorithms
- 2 Matches both simulation and embedded software constraints

Conclusion:

- SIMD wrapper dedicated to digital communication algorithms
- Matches both simulation and embedded software constraints
- Outperforms most ECC software solutions on CPUs

Conclusion:

- SIMD wrapper dedicated to digital communication algorithms
- Matches both simulation and embedded software constraints
- Outperforms most ECC software solutions on CPUs
- Used by hardware designers in academic and industrial research²

²AFF3CT Open-source toolbox: http://aff3ct.github.io

Conclusion:

- **IND** wrapper dedicated to digital communication algorithms
- Matches both simulation and embedded software constraints
- Outperforms most ECC software solutions on CPUs
- Used by hardware designers in academic and industrial research²

Future works:

- Wraps the new ARM Scalable Vector Extension (SVE)
 - Predicate registers would likely map on MIPP masks
 - Main challenge will be to deal with agnostic vector sizes

²AFF3CT Open-source toolbox: http://aff3ct.github.io

Thank you!

- MIPP code: https://github.com/aff3ct/MIPP
- AFF3CT toolbox: https://github.com/aff3ct/aff3ct