

# ARCHI2 - Compte-rendu du TME1

Nicolas Phan

pour le 17 Janvier 2018

## Table des matières

|          |  |          |
|----------|--|----------|
| <b>1</b> | <b>Automate du composant PibusSimpleRam</b>    | <b>2</b> |
| <b>2</b> | <b>Automate du composant PibusSimpleMaster</b> | <b>3</b> |

# 1 Automate du composant PibusSimpleRam




FIGURE 1 – Graphe de la MAE du composant RAM

TABLE 1 – Fonctions de transition de la MAE de Simple-Ram

| Nom | Transition   |
|-----|--|
| A   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \overline{\text{READ}} \cdot \text{DELAY}$            |
| B   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \overline{\text{READ}} \cdot \overline{\text{DELAY}}$ |
| C   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \text{READ} \cdot \overline{\text{DELAY}}$            |
| D   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \text{READ} \cdot \text{DELAY}$                       |
| E   | $\text{SEL} \cdot \overline{\text{ADR\_OK}}$   |
| F   | $\overline{\text{SEL}}$  |
| G   | 1  |
| U   | $\overline{\text{GO}}$   |
| U'  | GO   |
| V   | $\overline{\text{GO}}$   |
| V'  | GO   |
| X   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \overline{\text{READ}}$                               |
| Y   | $\text{SEL} \cdot (\text{ADR\_OK} + \text{READ})$  |
| Z   | $\overline{\text{SEL}}$  |
| R   | $\text{SEL} \cdot (\text{ADR\_OK} + \text{READ})$  |
| S   | $\text{SEL} \cdot \text{ADR\_OK} \cdot \text{READ}$  |
| T   | $\overline{\text{SEL}}$  |

TABLE 2 – Valeurs de sortie de la MAE de SimpleRam

|        | ACK_EN | ACK_VALUE | DT_EN | MEM_CMD |
|--------|--------|-----------|-------|---------|
| IDLE   | 0      | WAIT      | 0     | NOPE    |
| R_WAIT | 1      | WAIT      | 0     | READ    |
| R_OK   | 1      | READY     | 0     | READ    |
| W_WAIT | 1      | WAIT      | 1     | WRITE   |
| W_OK   | 1      | READY     | 1     | WRITE   |
| ERROR  | 1      | ERROR     | 0     | NOPE    |

## 2 Automate du composant PibusSimpleMaster




FIGURE 2 – Graphe de la MAE du composant Master

TABLE 3 – Fonctions de transition de SimpleMaster

| Nom | Transition                    |
|-----|-------------------------------|
| A   | 1                             |
| B'  | $\overline{\text{GNT}}$       |
| B   | GNT                           |
| C   | 1                             |
| D'  | RDY                           |
| D   | $\overline{\text{RDY}}$       |
| E   | RDY                           |
| E'  | $\overline{\text{RDY}}$       |
| F   | RDY                           |
| F'  | $\overline{\text{RDY}}$       |
| G   | RDY                           |
| G'  | $\overline{\text{RDY}}$       |
| H'  | $\overline{\text{GNT}}$       |
| H   | GNT                           |
| I   | 1                             |
| J   | $\overline{\text{RDY}}$       |
| K   | RDY.LAST                      |
| L   | RDY. $\overline{\text{LAST}}$ |
| M'  | $\overline{\text{GNT}}$       |
| M   | GNT                           |
| N   | 1                             |
| O   | $\overline{\text{RDY}}$       |
| P   | RDY. $\overline{\text{NUL}}$  |
| Q   | RDY.NUL                       |
| R'  | $\overline{\text{GNT}}$       |
| R   | GNT                           |
| S   | 1                             |
| T'  | $\overline{\text{RDY}}$       |
| T   | RDY                           |

TABLE 4 – Valeurs de sortie de SimpleMaster

|          | REQ | CMD_EN | ADR_VALUE        | READ_VALUE | LOCK_VAL | DT_EN |
|----------|-----|--------|------------------|------------|----------|-------|
| INIT     | 0   | 0      | X                | X          | X        | 0     |
| RAM_REQ  | 1   | 0      | X                | X          | X        | 0     |
| RAM_A0   | 0   | 1      | ram_base         | 1          | 1        | 0     |
| RAM_A1D0 | 0   | 1      | ram_base + 4     | 1          | 1        | 0     |
| RAM_A2D1 | 0   | 1      | ram_base + 8     | 1          | 1        | 0     |
| RAM_A3D2 | 0   | 1      | ram_base + 12    | 1          | 1        | 0     |
| RAM_D3   | 0   | 0      | X                | X          | 0        | 0     |
| W_REQ    | 1   | 0      | X                | X          | X        | 0     |
| W_AD     | 0   | 1      | seg_tty_base     | 0          | 0        | 0     |
| W_DT     | 0   | 0      | seg_tty_base     | 0          | 0        | 1     |
| STS_REQ  | 1   | 0      | X                | X          | X        | 0     |
| STS_AD   | 0   | 1      | seg_tty_base + 4 | 1          | 0        | 0     |
| STS_DT   | 0   | 0      | seg_tty_base + 4 | 1          | 0        | 0     |
| BUF_REQ  | 1   | 0      | X                | X          | X        | 0     |
| BUF_AD   | 0   | 1      | seg_tty_base + 8 | 1          | 0        | 0     |
| BUF_DT   | 0   | 0      | X                | X          | X        | 0     |

1. **Modélisation** : Cela consiste en la description d'un modèle du processeur,

La Figure ?? résume le flot de travail et les outils utilisés pour les étapes de Synthèse, Placement et Routage.

$$\sum_{\substack{k \in [0,4] \\ \text{shift\_value}(k)=1}} 2^k = \text{shift\_value}$$