{"payload":{"header_redesign_enabled":false,"results":[{"id":"809051275","archived":false,"color":"#b2b7f8","followers":3,"has_funding_file":false,"hl_name":"Nidhinchandran47/HDLbits-Solutions","hl_trunc_description":"The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":809051275,"name":"HDLbits-Solutions","owner_id":96820094,"owner_login":"Nidhinchandran47","updated_at":"2024-07-17T15:08:01.059Z","has_issues":true}},"sponsorable":false,"topics":["practice","solutions","verilog","hdl","hdl-bits"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":73,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ANidhinchandran47%252FHDLbits-Solutions%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Nidhinchandran47/HDLbits-Solutions/star":{"post":"9RZ8ov4V8_XU2BGDMYQsKrNcZpl7z0zRPluWXRAGx1tNvwezZldhLhbCVAEHvY5LDfAgorXtBV-sPt2DYZOwFg"},"/Nidhinchandran47/HDLbits-Solutions/unstar":{"post":"AMOHBMY69Yv1t-JVn8UIhbCAeITyEyWsfDF9ByAcdBxviIRK3SLoS8hVrrUeWLQuom1TBP88jww3hZfQ5bu0tg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"nkyhL2WsyKu-RpdkkBCeaFwqtgkL0KQisem7sLqsCWJcPFPt4f-t3nI2PiNHCDr8k4TljL2wF4kQjA2O1AXapw"}}},"title":"Repository search results"}