
# ECEN405 Lab 3 Report Asynchronous Buck Converter

Niels Clayton: 300437590 Lab Partner: Nickolai Wolfe


## MOSFET Source Voltage



High side MOSFET source voltage at 10% duty cycle

The waveform shown above is from the source of the high-side MOSFET. This signal looks mostly the same as the PWM control signal into the gate driver, with a 10% duty cycle, and a 22kHz frequency. The major difference however, is that it now has a peak to peak voltage of 30V, as that is the supply into the drain of the high side MOSFET.


#### $\mathbf{2}$ Efficiency vs Output Current Plot



Efficiency vs output current plot for a non-synchronous buck converter

From the efficiency vs output current plot above, we can clearly see that as the output current increases the overall efficiency of the converter increases, tapering off at 90% at 150mA. The conduction losses in this system are dependant on the duty cycle of the of the PWM control signal, increasing and decreasing with this duty cycle due to the changing conduction period. The switching losses within the system will remain constant assuming a constant load, since the switching frequency has not changed. From this we know that at low current output the majority of the losses will be due to the switching losses. As the output current increases the conduction losses will will represent a larger portion of the losses.

### 3 Synchronous vs Non-Synchronous Efficiency



Efficiency vs Output Current

and no-synchronous buck converter topologies. From this plot we can see that for our  $100\Omega$  load they have very similar efficiency vs output curves. It can however be seen that at higher output currents the synchronous topology has a slightly higher efficiency. This is due to the losses created by the diode drop of the non-synchronous topology, since this diode drop is constant, at high output currents there will be large losses across the diode. Application and Usage

### The non-synchronous buck converter topology offers a simpler to implement and often lower cost design compared to the synchronous. This is due to the replacement of a MOSFET with

CH1 5,00V

4

a power diode that is often cheaper to purchase, and the use of a more simple MOSFET gate driver. Because of this, the non-synchronous topology is often used when cost is a driving factor, and efficiency is not required. Due to its simpler design, the non-synchronous topology is also easier to build quickly on a breadboard when a voltage step-down is required. Reduced Switching Frequency (Discontinuous Conduction) 5

#### M Pos: 20.00 jus **MEASURE** Tek **▼** Trig′d



26-Jul-21 14:26

CH1 J7 20,2V

1.00001kHz