

## Power Factor Correction Circuits (PFC)

- Basic Principle with single-phase input
- PFC Controller Design

1





## Why Power Factor Correction?

- Reduces RMS input current
- Facilitates power supply hold-up – smaller capacitor
- Improves efficiency of downstream converters
- Improves efficiency of Power Network

2



# Diode Rectifier Circuit:





3





# Implementation of PFC

□ Use a boost dc-dc converter to shape the rectified current



4





$$\bar{i}_d = \frac{\hat{V}_s \hat{I}_L}{V_d} |\sin(\omega t)|^2$$

$$\bar{i}_d = \frac{\hat{V}_s \hat{I}_L}{V_d} \sin^2(\omega t) = \frac{\hat{V}_s \hat{I}_L}{V_d} \left( \frac{1}{2} - \frac{1}{2} \cos(2\omega t) \right)$$

$$\bar{i}_d = \underbrace{\frac{1}{2} \frac{\hat{V}_s}{V_d} \hat{I}_L}_{I_d} - \underbrace{\frac{1}{2} \frac{\hat{V}_s}{V_d} \hat{I}_L \cos 2\omega t}_{i_{d2}(t)}$$

7




## Calculation of $\hat{V}_{d2}$

$$\bar{i}_d = \underbrace{\frac{1}{2} \frac{\hat{V}_s}{V_d} \hat{I}_L}_{I_d} - \underbrace{\frac{1}{2} \frac{\hat{V}_s}{V_d} \hat{I}_L \cos 2\omega t}_{i_{d2}(t)}$$

$$\hat{I}_{d2} = \frac{1}{2} \frac{\hat{V}_s}{V_d} \hat{I}_L$$


$$\hat{V}_{d2} = \left( \frac{1}{2\omega C} \right) \hat{I}_{d2} = \frac{\hat{I}_L}{4\omega C} \frac{\hat{V}_s}{V_d}$$



8



## CONTROL OF PFC



9



## Concept Quiz

The Power-Factor-Correction circuit shapes the inductor current to appear as if a purely resistive load was connected at the output of the diode rectifier.

- A. True
- B. False

10



## Quiz


In a PFC, other than the dc component and the switching-frequency related components, the diode current into the output stage contains only of the second-harmonic (of the line-frequency) component.

- A. Correct
- B. Incorrect

11




## PFC Controller Design



12




## The circuit




13

## DESIGNING INNER AVERAGE-CURRENT-CONTROL LOOP




(a)




(b)

14




15



16



## DESIGNING THE OUTER VOLTAGE LOOP




$$G_v(s) = \frac{k_v}{1 + s/\omega_{cv}}$$

$$\left| \frac{k_v}{1 + s/\omega_{cv}} \cdot \frac{1}{2} \frac{\hat{V}_s}{V_d} \frac{R/2}{1 + s(R/2)C} \right|_{s=j(2\pi \times f_{cv})} = 1$$

$$\left| \frac{k_v}{1 + s/\omega_{cv}} \right|_{s=j(2\pi \times 120)} = \frac{\hat{I}_{L2}}{\hat{V}_{d2}} \quad \frac{\hat{I}_{L2}}{\hat{I}_L} = 1.5\%$$


17



18




### PSpice Modeling:



19




## Simulation Results



20




PSpice Switching Circuit Modeling:



21



Simulation Results



22



# Practically





Figure 25. TIDA-00779 Schematics



# FEEDFORWARD OF THE INPUT VOLTAGE



## Summary

- PFC Basics
- PFC Controller Design

25



## Concept Quiz

In the PFC Controller design, the inner current control loop is of the following type:

- A. Peak-Current-Mode
- B. Average-Current-Mode

26

