

ECEN 204 Design Report

Pre-Amplifier

Niels Clayton : 300437590

October 9th, 2019

1 Introduction

The role of the pre-amplifier is to amplify a low voltage electrical signal (usually within the millivolt range) to a signal of voltage large enough for further processing, usually power amplification. The design of our pre-amplifier must be able to operate from a 9V power supply, and offer a gain of at least 5 across the audible spectrum.

2 Design

The basic circuit design of the pre-amplifier can be seen in figure 1. This amplifier will utilise a BC547 transistor in a common emitter configuration. The base of the transistor will be connected to the 9V power rail through a voltage divider, allowing for the selection of the initial operating point (q-point) of the transistor.

The gain of this amplifier is dependant on the ratio of the collector resistor (R_C) to the emitter resistor (R_E). since we are aiming for a gain of at least 6, we must chose resistors that will provide this. in this circuit we will use a resistor value of $6k\Omega$ for R_C , and $1k\Omega$ for R_E .




Figure 1: Base Pre-amplifier Design

$$Gain = \frac{R_C}{R_E} = \frac{6k}{1k} = 6$$

Now that we have values for R_C and R_E that will give us a gain of 6, we want to calculate the values of $R1$ and $R2$ that will place the transistor q-point at 4.5 volts with no input AC signal. this will allow for the maximum amplification of the input signal, with equal spacing of 4.5V on possible on either side of the q-point.

$$I_C = \frac{V}{R_C} = \frac{4.5V}{6k} = 0.75mA$$

$$V_C = I_C \times R_E = 1k\Omega \times 0.75mA = 0.75V$$

$$V_B = V_C + V_{BE} = 0.75V + 0.7V = 1.45V$$

With out calculated base voltage of the transistor, we can look at $R1$ and $R2$ as a simple voltage divider. By choosing a value of $10k\Omega$ for $R2$ we can calculate a value of $R1$ to be $52k\Omega$.

Now that the values of all resistors have been selected, the values of capacitors $C1$ and $C3$ must be selected. Since $C2$ is purely a DC filter, we can chose any available capacitor size, in our case a $10\mu F$ cap.

Calculating C_1 :

$$\begin{aligned} C_1 &= \frac{1}{2\pi f_c R} \\ &= \frac{1}{2\pi \times 2 \times 8387} \\ &= 9.4\mu F \\ C_1 &= 10\mu F \end{aligned}$$

With values $f_c = \frac{1}{10} \times \text{target frequency}$, and $R = R_1 // R_2$.

Calculating C_2 :

$$\begin{aligned} C_3 &= \frac{1}{2\pi f_c r'_e} \\ &= \frac{1}{2\pi \times 20Hz \times 33\Omega} \\ &= 238\mu F \\ C_3 &= 100\mu F \end{aligned}$$

With values:

$$r'_e = \frac{1}{40 \times I_C} = \frac{1}{40 \times 0.75mA} = 33\Omega$$

With these calculations, we come to the final complete design seen below in figure 2.




Figure 2: Finalised circuit design with component values

The design of the circuit shown in figure 2 has some trade-offs that become more apparent when operating the circuit, mainly its non-adjustable q-point, the constant power draw of the circuit, and the phase offset of 180° on the output signal compared to the input.

3 Prototyping, Construction and testing

Now that we have the overall design of the pre-amplifier, the circuit was prototyped and tested on breadboard, and simulated in LTSpice to backup the results that were achieved on breadboard. Since the brief dictates that the pre-amplifier have a gain of atleast 5 across the audible spectrum before the instillation of the bypass capacitor (C_3), our circuits performance was tested for a range of frequencies between $20Hz$ and $20kHz$.

Frequency response of the pre-amplifier circuit before by-pass capacitor:

Frequency	$V_{P_k-P_kin}$	$V_{P_k-P_kout}$	Gain	Power draw
$20Hz$	$200mV$	$990mV$	4.9	$8.37 mW$
$40Hz$	$200mV$	$1.07V$	5.35	$8.37 mW$
$60Hz$	$200mV$	$1.14V$	5.7	$8.37 mW$
$80Hz$	$200mV$	$1.14V$	5.7	$8.37 mW$
$100Hz$	$200mV$	$1.14V$	5.7	$8.37 mW$
$1kHz$	$200mV$	$1.14V$	5.7	$8.37 mW$
$20kHz$	$200mV$	$1.14V$	5.7	$8.37 mW$

It can be observed from the table above that our designed amplifier circuit meets all of the required specification of the circuit, maintaining a near constant gain of 5.7 times the input signal voltage except for frequencies less than $40Hz$, with a lowest gain of 4.9. This dip in gain below the expected 5 at $20Hz$ is most likely due to the tolerances of the components used within the circuit, causing there to be small discrepancies between what we expect from the circuit, and what is achieved. These values that were taken within the lab are also corroborated by the AC sweep simulations run in LTSpice that can be seen in figures 4 and 5.

Frequency response of the pre-amplifier circuit after bypass capacitor:

Frequency	$V_{P_k-P_kin}$	$V_{P_k-P_kout}$	Gain	Power draw
$20Hz$	$30mV$	$1.56V$	52	$8.37 mW$
$40Hz$	$30mV$	$2.98V$	99.3	$8.37 mW$
$60Hz$	$30mV$	$3.8V$	126.6	$8.37 mW$
$80Hz$	$30mV$	$4.2V$	140	$8.37 mW$
$100Hz$	$30mV$	$4.48V$	149.3	$8.37 mW$
$150Hz$	$30mV$	$4.8V$	160	$8.37 mW$
$1kHz$	$30mV$	$5.1V$	170	$8.37 mW$
$20kHz$	$30mV$	$5.12V$	170.6	$8.37 mW$




Figure 3: Breadboard prototyping of the pre-amplifier circuit




Figure 4: Frequency response of pre-amp without bypass cap simulated in spice




Figure 5: Frequency response of pre-amp with bypass cap simulated in spice

Now that we have tested and observed that our design meets the specifications required, we can transfer our final design from breadboard to perf-board, soldering all of the required components in place. This final design can be seen below in figure 6.




Figure 6: Final pre-amplifier circuit built on perf-board

4 Appendix