

Binary Multiplication - Partial Sum Approach

$|M| : n\text{-bits}$

$|Q| : n\text{-bits}$

$|M \times Q| : (n+n) = 2n\text{ bits}$

Multiplicand (M) & Multiplier (Q)

For every bit in Q (from right to left),

i) If the bit is 0, perform right shift once on the register's content.

ii) If the bit is 1, first add M with the most significant n -bits of the register's content then perform right shift once.

Ex- Multiplicand (M): 1010

Multiplier (Q): 0110

$\uparrow \uparrow \uparrow$
3 2 1

$$\begin{array}{r} \begin{array}{cccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ + & 1 & 0 & 1 & 0 & & & \end{array} \\ \hline \begin{array}{cccccccc} 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \end{array} \\ + \begin{array}{cccccccc} 1 & 0 & 1 & 0 & & & & \end{array} \\ \hline \begin{array}{cccccccc} 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \end{array} \end{array}$$

Right shifts : n

Additions : #1s in Q

Summary

- Basic Binary Multiplication
- Partial Sum approach in Binary Multiplication.

Binary Multiplication - Booth's Algorithm

- Multiplies two signed binary numbers in two's complement notation.
- Invented by Andrew Donald Booth in 1950.

Multiplier (Q): $0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 1 \ 0 \rightarrow 2^{5+1} - 2^1 = 64 - 2 = 62$

$2^7 \ 2^6 \ 2^5 \ 2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0$

$\uparrow$

$0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0 \rightarrow (2^7 - 2^5) + (2^4 - 2^1)$

$2^7 \ 2^6 \ 2^5 \ 2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0 = 96 + 14 = 110$

Generalization: $0 \ 0 \ 0 \ 1 \ 1 \ 1 \dots 1 \ 0 \ 0 \dots 0$

$2^j \quad 2^i$

$\downarrow$

$2^{j+1} - 2^i$

Multiplicand (M): $0 \ 1 \ 0 \ 1 \ 1 \quad (\overline{M}): 1 \ 0 \ 1 \ 0 \ 1$


Multiplier (Q): $0 \ 1 \ 1 \ 1 \ 0 \rightarrow 2^4 - 2^1$

$2^4 \ 2^3 \ 2^2 \ 2^1 \ 2^0$

$M \times Q: 2^4(M) + 2^1(\overline{M})$

$2^4(M) = 01011 \times 2^4 = 010110000$

$2^1(\overline{M}) = 10101 \times 2^1 = 101010$



Copy the contents at the **Least Significant Places** & copy the **MSb** to the rest of the cells.

$2^1(\overline{M}) = 111101010$

$\therefore 2^4(M): 01011 \underline{0000} \rightarrow 4 \text{ Shifts}$

$2^1(\overline{M}): \underline{111101010} \rightarrow 1 \text{ Shifts}$


$\left. \vphantom{\begin{matrix} 2^4(M) \\ 2^1(\overline{M}) \end{matrix}} \right\} 5 \text{ Shifts}$

1010011010

By me Implementation of Booth's Algorithm

Multiplicand (M): 01011 $\rightarrow$ $MXQ: 2^i(M) + 2^i(\bar{M})$
Multiplier (Q): 01110

Q_{usb}	Q_{i-1}	Operation	Accumulator	Q	Q_{i-1}
			 	 	
0	0	ARS	00000	01110	0
0	1	$Acc \leftarrow Acc + M, ARS$	00000 +10101	00111	0
1	0	$Acc \leftarrow Acc + \bar{M}, ARS$	10101	00111	0
1	1	ARS	11010	10011	1
			11101	01001	1
			11110	01001	1
			+01011		
			01001		
			00100	11010	0



Advantages

1. Performs signed multiplications.
2. Performs better if -ve numbers are involved
e.g. $1111111111001 \rightarrow -7$
3. Reduced number of operations.

Disadvantages


Performance decreases, if $Q: 010101010101 \dots$

Summary


- ★ Implementation of Booth's Algo.
- ★ Advantages & Disadvantages

02/02/26

Instruction Register




Instruction cycle




Crate Smashers

L-1.3



L-1.7

Types of Instructions



Data Transfer Instructions

→ MOV

Eg. 1) MOV R₁ R₂

2) MOV R₁ 500

3) MOV R₁ X

↳ memory location

→ Load : Loading data from memory to register

eg. LD I 500 , LD R₁, R₂ , LD R₁ X

→ Store: Storing data from register to memory.

eg STA

→ Exchange

Eg. XCHG R₁ R₂

→ Input → Output → Push → Pop

Arithmetic Instructions

Add
Sub
Mul
DIV

Hardware available in ALU

INC

DEC

Add with Carry

Sub with borrow

Negate


★ Multiple operations are being performed in backend to perform addition

Logical Instructions


- Complement (COM or NOT)
 - Clear
 - Logical - AND (AND)
 - Logical - OR (OR)
 - EX-OR - (XOR) → XOR is also MOP 2 func?
 - Clear Carry (CLRC)
 - Set Carry (STC)
 - Complement Carry (CMC) → If carry 0 → 1, 1 → 0
 - Enable Interrupt (EI)
 - Disable Interrupt (DI)
- to enable any software interrupts

Shift Instructions

- Logical shift left
- Logical shift right
- Arithmetic shift right
- Arithmetic shift left
- Rotate right
- Rotate 2's left
- Rotate right through carry
- Rotate left through carry




Arithmetic Shift Right




Arithmetic Shift Left same as Logical Shift Left.


Rotate right




Rotate Left



Rotate right through carry



Rotate Left through carry



for shift instructions:

AM	Opcode	Type	Count	Operand
----	--------	------	-------	---------

Program control instructions / Type of control instructions

Branch → Unconditional
→ Conditional

Unconditional

JMP 2000

B 3000

Skip → to skip any instruction by skipping the address of that instruction in PC.

CALL 3000

Conditional

BE R1 R2 2000

BNZ R1 2000

Addressing Modes

- | | |
|---|--------------------------------------|
| 1) Implied Mode | 6) Direct Address Mode |
| 2) Immediate Mode | 7) Indirect Address Mode |
| 3) Register Mode | 8) Relative Address Mode |
| 4) Register Indirect Mode | 9) Indexed Address Mode |
| 5) Auto increment or
Auto decrement mode | 10) Base register Addressing
Mode |

OPCODE

OPERAND

1) Implied Mode / Implicit Mode

Operand is specified implicitly in the definition of instruction.

→ Used for zero address and one address instructions.

one address

E.g. INCA ($ACC \leftarrow ACC + 1$)

E.g. CLA

↳ Complement accumulator

Zero address (for stack)

E.g. Add → Pop last two values and add them, then push them on stack.

E.g. CRC

↳ clear carry

2) Immediate mode

→ Operand is directly provided as constant.

→ No computation required to calculate EA

OPCODE	OPERAND
--------	---------

Ex- Add R1, #3 ($R1 \leftarrow R1 + 3$)

→ Range of operand depends on the length of address field.

3) Register mode

→ Operand is present in the register.


→ Register no is present in the instruction.

OPCODE	OPERAND
--------	---------

↳ Register no

Ex- LD R1 (ACC $\leftarrow$ R1)

- 4) Register Indirect Mode
 → Register contains address of operand rather than the operand itself.




Eg. LD (R1) [ACC $\leftarrow$ M[CR1]]

Eg. ADD R1, (R2) [R1 $\leftarrow$ R1 + M[R2]]

- 5) Auto increment or Auto decrement Addressing Mode


→ Special case of register indirect addressing mode.



→ By using clock pulse, we increase value of registers.

Direct Addressing Mode (Absolute addressing mode)

- Actual address is given in instruction.
- Use to access variables.




E.g. Add X
 $AC \leftarrow AC + M[X]$

E.g. LD 400
 $AC \leftarrow M[400]$

Disadvantage: Size of instruction is fixed.

Indirect addressing Mode

- Used to implement pointers and passing parameters
- 2 Memory access required.



E.g. ADD X $[AC \leftarrow AC + M[M[X]]]$
 $EA = M[X]$

E.g. $\text{int}^*a = b;$