

UNIVERSITY of **HOUSTON**

DEPARTMENT OF COMPUTER SCIENCE



Lecture 12

Mid-Term Review

CS2440 – FA20
Prof Kevin Long

Exam Format

- The exam will be a quiz like a lecture quiz, on BlackBoard. It will open at 4pm this Wednesday, 7 Oct 2020. You'll have 90 minutes to complete it.
- I am leaning towards letting you begin at any time between 4 and 7, but the cutoff will be at 7pm, so if you start after 530 you are limiting yourself.
- Your exam will be force-submitted at its end time.
- If you are taking this class under CSD accommodations, you will have those for the exam as well.
- I estimate there will be 20 questions, more than you can finish in 90 minutes. That's the plan. Do not panic if you do not finish.
- There will be questions from Ch 1-2 of Patterson & Hennessey, Ch 9-10 of Stallings, App. A of P&H, and the labs. Questions on MIPS and ARM.
- Every student will have a different exam, based on questions written for just this course and just this semester.
- You will see all the questions up front.
- You will have one pass through the exam.



Tips

- BlackBoard is pretty bad about giving partial credit (like, it doesn't at all). So focus first on the questions you feel confident about, so you can make sure those generate points for you.
- Helper sites like Bucknell can help you prepare, but I'll find instructions that it cannot decode to make sure you have grasped a few key concepts.
- Collaborating on tools, favorite sites, helpful formulas, PDF helper sheets, all of that is fine.
- You must have the MIPS data sheet from dropbox available and a PDF of the book, including Appendix A.





Chapter 1

Computer Abstractions and Technology

COSC 2440 Fall 2020
Computer Organization and Architecture
Kevin B. Long
The University of Houston

*Textbook: William Stallings
Computer Organization and
Architecture 10th Edition*

+ Chapter 9

Number Systems



COSC 2440 Fall 2020
Computer Organization and Architecture
Kevin B. Long
The University of Houston

*Textbook: William Stallings
Computer Organization and
Architecture 10th Edition*

+ Chapter 10

Computer Arithmetic





Chapter 2

Instructions: Language of the Computer

Other Resources


- Green card / MIPS reference data sheet
- Section 7.10

MIPS Reference Data					ARITHMETIC CORE INSTRUCTION SET		OPCODE	
CORE INSTRUCTION SET					NAME, MNEMONIC		/ FUNCT	
NAME, MNEMONIC	MAT	OPERATION (in Verilog)	OPCODE (Hex)	FOR- MAT	OPERATION	OPCODE (Hex)		
Add	add	R[Rd] ← R[Rs] + R[Rt]	(1) 0/20hex		Branch On FP True	bctlt	11	11/8/1
Add Immediate	addi	R[Rt] ← R[Rs] + SignExtImm	(1,2) 8hex		Branch On FP False	bctle	11	11/8/1
Add Imm. Unsigned	addiu	R[Rt] ← R[Rs] + SignExtImm	(2) 9hex		Divide	div	R	0/-/1a
Add Unsigned	addu	R[Rd] ← R[Rs] + R[Rt]	0/21hex		Divide Unsigned	divu	R	0/-/1a
And	and	R[Rd] ← R[Rs] & R[Rt]	0/24hex		FP Add Single	add.s	FR	11/10/-0
And Immediate	andi	R[Rt] ← R[Rs] & ZeroExtImm	(3) 9hex		FP Add Double	add.d	FR	11/10/-0
Branch On Equal	beq	if(R[Rs] == R[Rt])	4hex		FP Compare Single	c.s.s	FR	11/10/-y
Branch On Not Equal	bne	if(R[Rs] != R[Rt])	5hex		FP Compare Double	c.d.s	FR	11/10/-y
Jump	j	PC ← PC + 4 + BranchAddr	(4) 4hex		FP Pseudo - (F[Rs] op F[Rt]) ? 1 : 0			11/10/-y
Jump And Link	jal	PC ← PC + 8 + PC-JumpAddr	(5) 2hex		FP Divide Single	div.s	FR	11/10/-3
Jump Register	jr	PC ← R[Rs]	(5) 3hex		FP Divide Double	div.d	FR	11/10/-3
Load Byte Unsigned	lb	R[Rt] ← (24'b0, M[R[Rs]] + SignExtImm(7:0))	(2) 24hex		FP Multiply Single	mul.s	FR	11/10/-2
Load Halfword Unsigned	lh	R[Rt] ← (16'b0, M[R[Rs]] + SignExtImm(15:0))	(2) 25hex		FP Multiply Double	mul.d	FR	11/10/-2
Load Linked	ll	R[Rt] ← M[R[Rs]] + SignExtImm	(2,7) 30hex		FP Subtract Single	sub.s	FR	11/10/-1
Load Upper Imm.	lui	R[Rt] ← (imm, 16'b0)	6hex		FP Subtract Double	sub.d	FR	11/10/-1
Load Word	lw	R[Rt] ← M[R[Rs]] + SignExtImm	(2) 23hex		Load FP Single	lwc1	R	11/10/-1
Nor	nor	R[Rd] ← ~(R[Rs] R[Rt])	0/27hex		Load FP Double	lwc2	R	11/10/-1
Or	or	R[Rd] ← R[Rs] R[Rt]	0/25hex		Move From Hi	mfhi	R	0/-/-10
Or Immediate	ori	R[Rt] ← R[Rs] ZeroExtImm	(3) 4hex		Move From Lo	mflo	R	0/-/-12
Set Less Than	slt	R[Rd] ← (R[Rs] < R[Rt]) ? 1 : 0	0/28hex		Move From Control	mfc0	R	10/0/-0
Set Less Than Imm.	slti	R[Rd] ← (R[Rs] < SignExtImm) ? 1 : 0	2hex		Multiply	mult	R	0/-/-18
Set Less Than Imm. Unsigned	sltiu	R[Rd] ← (R[Rs] < SignExtImm) ? 1 : 0	(2,6) 8hex		Multiply Unsigned	multu	R	0/-/-18
Set Less Than Unsig.	sltu	R[Rd] ← (R[Rs] < R[Rt]) ? 1 : 0	(6) 0/28hex		Shift Right Arith.	sra	R	0/-/-3
Shift Left Logical	sll	R[Rd] ← R[Rs] << shamt	0/00hex		Store FP Single	swc1	R	30/-/-1
Shift Right Logical	srl	R[Rd] ← R[Rs] >> shamt	0/02hex		Store FP Double	swc2	R	30/-/-1
Store Byte	sb	M[R[Rs] + SignExtImm(7:0)] ← R[Rt](7:0)	(2) 28hex		Float Point Instruction Formats			
Store Conditional	sc	M[R[Rs] + SignExtImm(7:0)] ← R[Rt](7:0) if (R[Rs] != R[Rt])	(2,7) 38hex		NAME	MNEMONIC	OPERATION	
Store Halfword	sh	M[R[Rs] + SignExtImm(15:0)] ← R[Rt](15:0)	(2) 29hex		Branch Less Than	blt	if(R[Rs] < R[Rt]) PC = Label	
Store Word	sw	M[R[Rs] + SignExtImm(31:0)] ← R[Rt](31:0)	(2) 29hex		Branch Greater Than	bgt	if(R[Rs] > R[Rt]) PC = Label	
Subtract	sub	R[Rd] ← R[Rs] - R[Rt]	(1) 0/22hex		Branch Less Than or Equal	btle	if(R[Rs] <= R[Rt]) PC = Label	
Subtract Unsigned	subu	R[Rd] ← R[Rs] - R[Rt]	0/22hex		Branch Greater Than or Equal	bgtle	if(R[Rs] >= R[Rt]) PC = Label	

(1) May cause overflow exception
(2) SignExtImm = { 16 immediate[15], immediate }
(3) ZeroExtImm = { 16 1b 0, immediate }
(4) BranchAddr = { 14 immediate[15], immediate, 2'b0 }
(5) JumpAddr = { PC + 4(31:28), address, 2'b0 }
(6) Operands considered unsigned numbers (vs. 2's comp.)
(7) Atomic test-and-set pair; R[Rt] - 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS				
R	opcode	rs	rt	rd
I	opcode	rs	rt	immediate
J	opcode	rs	rt	address

REGISTER NAME, NUMBER, USE, CALL CONVENTION				
NAME	NUMBER	USE	PRESERVED	CALL?
\$zero	0	The Constant Value 0	N/A	
\$at	1	Assembler Temporary	No	
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No	
\$a0-\$a7	4-7	Arguments	No	
\$t0-\$t7	8-15	Temporaries	No	
\$s0-\$s7	16-23	Saved Temporaries	Yes	
\$k0-\$k7	24-31	Temporaries	No	
\$gp	28	Global Pointer	Yes	
\$sp	29	Stack Pointer	Yes	
\$fp	30	Frame Pointer	Yes	
\$ra	31	Return Address	Yes	



Topics

- 8 Great Ideas
- Calculating processing time with multiple CPUs
- Wafer die counts based on size of wafer and size of each die and % lost due to edges
- Wafer yield based on random defect distribution
- Average CPI across multiple types of instructions given IC and CPI



Topics

- Execution time based on IC and CPI and CPU speed
- Change in execution time given a change of execution time of a given type of instruction
- Knowing register types (temporary, for passing arguments, getting values back, ones found on the stack, etc.)
- Big Endian vs Little Endian
- Range of numbers given n bits and the class (unsigned (pos) integers, 2's complement, sign+magnitude)



Topics

- Converting a decimal number to an arbitrary base
- Identifying what instruction type a MIPS command is
- Decoding a hex value to a MIPS command and vice-versa, passing through binary
- Knowing when to sign-extend and what that means
- Shifting left and right



Topics

- Basic changes like inverting numbers, reversing bits, multiplying or dividing by powers of two
- Knowing what a word is and how big it is
- Knowing when to use j, jal, jr
- Knowing a little about atomic operations and when to use them
- Knowing how sw and lw will change memory and registers

