

2020 Digital IC Design Homework 2: Divider

NAME	崔濟鵬				
Student ID	F74056069				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6553610 (ns)
<pre># 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : D:/Code/git/DIGITAL-IC-DESIGN/I # Time: 6553610 ns Iteration: 0 Instance: /div_tb # 1</pre>			<pre># 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : D:/Code/git/DIGITAL-IC-DESIGN/I # Time: 6553610 ns Iteration: 0 Instance: /div_tb # 1</pre>		
Synthesis Result					
Total logic elements			302 / 68,416 (< 1 %)		
Total memory bit			0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			0 / 300 (0 %)		
<div><div><div>Flow Status</div><div>Quartus II Version</div><div>Revision Name</div><div>Top-level Entity Name</div><div>Family</div><div>Device</div><div>Timing Models</div><div>Met timing requirements</div><div>Total logic elements</div><div>Total combinational functions</div><div>Dedicated logic registers</div><div>Total registers</div><div>Total pins</div><div>Total virtual pins</div><div>Total memory bits</div><div>Embedded Multiplier 9-bit elements</div><div>Total PLLs</div></div><div>Successful - Tue Apr 07 14:57:56 2020 10.0 Build 262 08/18/2010 SP 1 SJ Full Version div div Cyclone II EP2C70F896C8 Final Yes 302 / 68,416 (< 1 %) 302 / 68,416 (< 1 %) 0 / 68,416 (0 %) 0 25 / 622 (4 %) 0 0 / 1,152,000 (0 %) 0 / 300 (0 %) 0 / 4 (0 %)</div></div>					
Description of your design					
<p>參考了這個網站的演算法 https://ithelp.ithome.com.tw/articles/10161144，利用兩個 16bit reg 儲存{8’ d0, in1}(餘數)、{in2, 8’ d0}(除數)，若是餘數>=除數，餘數-除數，除數>>1，且把 out<<1 之後 out[0]=1，反之若是餘數<除數，除數>>1，out<<1 之後 out[0]=0，總共做 8+1 次之後就會得到結果</p>					

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)*