

2020 Digital IC Design Homework 1: 4-bit binary adder-subtractor

NAME	崔濟鵬				
Student ID	F74056069				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	25700 (ns)
<pre># 505 data is correct # 506 data is correct # 507 data is correct # 508 data is correct # 509 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : D:/Code/git/DIGITAL-IC-DESIG # Time: 25700 ns Iteration: 0 Instance: /AS_tb # 1 # Break in Module AS_tb at D:/Code/git/DIGITAL-IC-DE</pre>			<pre># 505 data is correct # 506 data is correct # 507 data is correct # 508 data is correct # 509 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : D:/Code/git/DIGITAL-IC-DESIG # Time: 25700 ns Iteration: 0 Instance: /AS_tb # 1 # Break in Module AS_tb at D:/Code/git/DIGITAL-IC-DE</pre>		
Synthesis Result					
Total logic elements			8 / 68,416 (< 1 %)		
Total memory bit			0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element			0 / 300 (0 %)		
<div><div>Flow Status</div><div>Quartus II Version</div><div>Revision Name</div><div>Top-level Entity Name</div><div>Family</div><div>Device</div><div>Timing Models</div><div>Met timing requirements</div><div>Total logic elements</div><div>Total combinational functions</div><div>Dedicated logic registers</div><div>Total registers</div><div>Total pins</div><div>Total virtual pins</div><div>Total memory bits</div><div>Embedded Multiplier 9-bit elements</div><div>Total PLLs</div></div>			<div>Successful - Tue Apr 07 14:33:20 2020</div> <div>10.0 Build 262 08/18/2010 SP 1 SJ Full Version</div> <div>AS</div> <div>AS</div> <div>Cyclone II</div> <div>EP2C70F896C8</div> <div>Final</div> <div>Yes</div> <div>8 / 68,416 (< 1 %)</div> <div>8 / 68,416 (< 1 %)</div> <div>0 / 68,416 (0 %)</div> <div>0</div> <div>14 / 622 (2 %)</div> <div>0</div> <div>0 / 1,152,000 (0 %)</div> <div>0 / 300 (0 %)</div> <div>0 / 4 (0 %)</div>		
Description of your design					
用了三個 wire 來儲存 B xor sel, A xor B, C，因為每個 FA 前都會將 B xor sel 後，當成 FA 的 B 輸入，故先用 4 個 xor()來運算給 4 個 FA 的 B，而在 FA 中會重複利用到 A xor B 運算 S 跟 C，故一樣用 4 個 xor()來運算 FA 中的 A xor B，最終使用 assign 來算 4 組 S 跟 C，O 為 C[2] xor C[3]					

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)