2020 Digital IC Design Homework 2: Divider

	2020	Digital IC	Design	n Homework 2: Div	viaer	
NAME	崔濟脈	崔濟鵬				
Student ID	F7405	F74056069				
Simulation Result						
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6553610 (ns)	
# 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65533 data is correct # 65534 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # 7 65536 data is						
Synthesis Result						
Total logic elements 302 / 68,416 (< 1 %)						
Total memory bit			0 / 1	0 / 1,152,000 (0 %)		
Embedded multiplier 9-bit element				0 / 300 (0 %)		
Flow Status Quartus II Version Revision Name Top-level Entity Name Family Device Final Met timing requirements Total combinational functions Dedicated logic registers Total pins Total virtual pins Total PLLs Successful - Tue Apr 07 14;57:56 2020 10.0 Build 262 08/18/20 10 SP 1 SJ Full Version div Cyclone II EP2C70F896C8 Final Yes 302 / 68,416 (< 1 %) 0 / 68,416 (< 1 %) 0 / 68,416 (0 %) Total registers 0 / 68,416 (0 %) Total pins 0 / 1,152,000 (0 %) 0 / 300 (0 %) 0 / 300 (0 %) 0 / 4 (0 %)						
Description of your design						
參考了這個網站的演算法 https://ithelp.ithome.com.tw/articles/10161144,利						

參考了這個網站的演算法 https://ithelp.ithome.com.tw/articles/10161144, 利用兩個 16bit reg 儲存 $\{8'\ d0, in1\}$ (餘數)、 $\{in2, 8'\ d0\}$ (除數),若是餘數>=除數,餘數-除數,除數>>1,且把 out<<1 之後 out[0]=1,反之若是餘數<除數,除數>>1,out<<1 之後 out[0]=0,總共做 8+1 次之後就會得到結果