DEALING WITH PERFORMANCE ANALYSIS IN C/C++

Denis Bakhvalov embo++, March 2018



Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Overview

- How we do performance analysis
- How you can do it
- What you need to be aware of



Performance analysis that we do

Performance analysis of	Code of the benchmark	Code of the compiler		
Applications	changing	fixed		
Compiler	fixed	changing		



Performance analysis that we do



What tools do I use?

- perf, Intel® VTune™ Amplifier
- binutils (objdump, nm, etc.)



Compiler options

You might want to use at least those:

- **-**02/03
- -march=<architecture>

For coremark-pro suite:

'-O3 -march=skylake' is +9% better than '-O2'

Case 1

Execution slows down by 15%.


Benchmark: EEMBC (networking/routelookup)




Performance degraded (1)

```
for (...)
{
    small_func(...);
}
```

before (fast)



after (slow)





Case 2

Execution slows down by 10%.

Benchmark: EEMBC (coremark-pro/loops-all-mid-10k-sp)



Performance degraded (2)

before (fast)

```
5a0: —→vmovd xmm0.eax
       vpbroa xmm0,xmm0
       vmovd xmm1,esi
       vpbroa xmm1,xmm1
       vpaddw xmm0,xmm0,xmm1
       vpaddw xmm0, xmm0, xmm4
       vpunpc xmm1, xmm0, xmm0
       vpmovz ymm1,xmm1
       ...
       vpcmpe xmm1, xmm1, xmm1
       vpgath xmm2, DWORD PTR [ymm0*1+0x0], xmm1
       vinser ymm0, ymm2, xmm3, 0x1
       vmovdg YMMWORD PTR [rbx+rsi*4], vmm0
             rsi,0x8
       add
             rsi,rdx
              5a0
```

after (slow)

```
830: — lea esi,[rax+rdx*1]
and esi,0xfff
mov esi,DWORD PTR [rcx+rsi*4]
mov DWORD PTR [rbx+rdx*4],esi
cmp rdx,rbp
lea rdx,[rdx+0x1]
— j1 830
```






Compiler Opt Reports

```
// a.cpp
void foo(int* a)
{
    for (int i = 0; i < 1024; i++)
        {
            a[i] += 1;
        }
}</pre>
```

```
$ clang++ a.cpp -O2 -Rpass=.
```

Opt Reports in compiler explorer



Using optimization reports

```
for (int i = 0; i < N; i++)
{
    // some code
}</pre>
```

```
$ clang++ -Rpass=. -Rpass-analyses=.

<source>:4:5: remark: loop not vectorized

<source>:4:5: remark: the cost-model indicates

that vectorization is not beneficial
```

```
#pragma clang loop vectorize(enable)
for (int i = 0; i < N; i++)
{
   // some code
}</pre>
```

```
$ clang++ -Rpass=. -Rpass-analyses=. <source>:5:5: remark: vectorized loop...
```

Finding optimization opportunities

- 1. Measure the baseline
- 2. Identify the hotspots
- 3. Do analysis of the hotspots:
 - Check optimization reports for the hot places
 - Look at generated assembly of the hotspots
 - Collect hardware events and performance counters

Tricky cases




```
// func.cpp
void foo(int* a)
       for (int i = 0; i < 32; ++i)
               a[i] += 1;
}
void benchmark_func(int* a)
{
       for (int i = 0; i < 32; ++i)
               a[i] += 1;
                         Throughput +15%
```



\$ perf stat -e r53019c -- ...

	Throughput, GB/s	IDQ_UOPS_NOT_ DELIVERED.CORE
Baseline	28.7	<later></later>
+ foo()	33.0 (+15%)	<later></later>

Understanding IDQ_UOPS_NOT_DELIVERED.CORE





\$ perf stat -e r53019c -- ...

	Throughput, GB/s	IDQ_UOPS_NOT_ DELIVERED.CORE
Baseline	28.7	34 * 10 ⁹
+ foo()	33.0 (+15%)	30 * 10 ⁹


\$ perf stat -e r53019c -- ...

	Throughput, GB/s	IDQ_UOPS_NOT_ DELIVERED.CORE
Baseline	28.7	34 * 10 ⁹
+ foo()	33.0 (+15%)	30 * 10 ⁹
32B function alignment *	38.0 (+32%)	24 * 10 ⁹
32B basic blocks alignment **	42.4 (+48%)	17 * 10 ⁹

^{* -}mllvm -align-all-functions=5

^{** -}mllvm -align-all-blocks=5

Function aligned at 32B boundary



Loop aligned at 32B boundary

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
80																
90																
a0	mov	mov	mov	mov	mov	mov	mov	vpcmp	vpcmp	vpcmp	vpcmp	nop	nop	nop	nop	nop
b0	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop	nop
c0	vmov	vmov	vmov	vmov	vmov	vmov	vmov	vmov	vmov	vpsub	vpsub	vpsub	vpsub	vmov	vmov	vmov
d0	vmov	vmov	vmov	vmov	vmov	vmov	add	add	add	add	jne	jne	nop	nop	nop	nop
e0	vzero	vzero	vzero	ret												
f0																

Additional resources

- My blog post: "Code alignment issues" (https://dendibakh.github.io/blog/2018/01/18/Code_alignment_issues)
- 2016 LLVM Developers' Meeting: Z. Ansari "<u>Causes of Performance Instability due to Code</u> <u>Placement in IA</u>"
- Mytkowicz, T., Diwan, A., Hauswirth, M., Sweeney, P.: <u>Producing Wrong Data Without Doing Anything Obviously Wrong!</u> In: Proc. of Int'l Conf. on Architectural Support for Programming Languages and Operating System, March, 2009, pp. 265-276. ACM, Washington (2009)

One more tricky case



Instruction fusion

before (fused)

inc DWORD [<memory address>]

after (unfused)

```
mov edx, DWORD [<memory address>]
inc edx
mov DWORD [<memory address>], edx
```

~5% performance gap

Instruction fusion

before (fused)

inc DWORD [<memory address>]

after (unfused)

mov edx, DWORD [<memory address>]
inc edx
mov DWORD [<memory address>], edx

	INSTRUCTIONS_ RETIRED	UOPS_RETIRED. ALL	CYCLES/ ITERATION
Fused	1	3	1
Unfused	3	3	1

Instruction fusion

before (fused)

inc DWORD [<memory address>]

after (unfused)

```
mov edx, DWORD [<memory address>]
inc edx
mov DWORD [<memory address>], edx
```

performance on par (in equal conditions)

Know your hardware!



You can find me

My blog: <u>dendibakh.github.io</u>

Twitter: @dendibakh

A&Q