



Hardware-software

Envoi de données via le protocole UART



But du projet:

- Envoyer 8 bits
- Baud rate: 9600 bits/s
- Protocole UART
- Envoi de valeurs entre 0 et 255

Partie software (1/3)

Code c:

```
int main(int argc, char *argv[]) {
      int i=0;
      char *x=0;
      int y=0;
      printf("execution %s", argv[0]);
   for (i=1; i<argc;i++){</pre>
       printf("\narg%d=%s",i,argv[i]);
     x=argv[i];
   - }
    printf("\nNumber Of Arguments Passed: %d\n",argc);
h2p_lw_reg3_addr=virtual_base + ( ( unsigned long )( ALT_LWFPGASLVS_OFST + PIO_REG3_BASE ) & ( unsigned long)( HW_REGS_MASK ) ); // on vient chercher l'adresse virtuelle du registre 3
   y = atoi(x);
 *(uint32_t *)h2p_lw_reg3_addr = y; // on vient écrire dans le registre 3
// *(uint32 t *)h2p lw reg2 addr = 1;
 printf( "registre %d \n", *((uint32_t *)h2p_lw_reg3_addr)); // on lit l avaleur du registre et on la print
```

Université de Mons

Partie software (2/3)


VHDL

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.numeric_std.all;
entity Simpleblock is
                port (
                        clk
                                        : in std_logic;
                        rst n
                               : in std logic;
                                   : in std_logic_vector(7 downto 0);
                        GPIO 0 : out std logic
                );
end entity;
architecture RTL of Simpleblock is
        --constant MAX : natural := 10_000;
        constant MAX : natural := 5209;
        constant INDEX_MAX : natural := 8;
       type state_type is ( s0,s1,s2,s3 );
        signal state : state_type;
        signal data : natural := 0;
```

```
process (clk,rst_n,reg3)
                variable count : natural := 0;
                variable index : natural := 0;
       variable toto : std_logic_vector(7 downto 0);
       begin
                if rst_n = '0'then
                        count := 0;
                        index := 0;
                        state <= se;
                        GPIO_0 <= '1'; -- Etat initial
                elsif rising_edge(clk) then
                        case state is
                                when se =>
                                        count := 0;
                                        index := 8:
                                                GPIO_0 <= '0'; -- bit de start
                                                data <= to_integer(unsigned(reg3));
                                                state <= 51;
                                when $1 +>
                                        count := count + 1;
                                        if count >= MAX then
                                                count := 0;
                                                toto := std_logic_vector(to_unsigned(data,8));
                                                GPIO 0 <= toto(index);
                                                --GPIO_8 <= std_logic_vector(to_unsigned(data,8))(index);
                                                index := index + 1;
                                                if index >= INDEX MAX then
                                                        index := 0;
                                                        state <= 52;
                                                end if;
                                        end if:
                                when s2 =>
                                        index := 0;
                                        count := count + 1;
                                        if count =0 then
                                          state <= s0;
                                        --end if;
                                        elsif count >= MAX then
                                               count := 0;
                                                GPIO 0 <= '1'; -- bit de stop
                                               --state <= 53;
                                        end if:
                                when s3 =>
                                        index := 0;
                                        count := count + 1;
                                        if count >= MAX then
                                                count := 0;
                                                GPIO_0 <= '1';
                                                state <= se;
                                        end if:
                                when others =>
                                        count := 8;
                                        index := 0;
                                        state <= s0;
                                        GPIO_8 (= '1';
                       end case:
               end if;
       end process;
end RTL;
```

Partie software (3/3)

Plateform designer



Hardware (1/4)

Ghrd

Hardware (2/4)

Test bench:

```
begin
        Simpleblock_I : Simpleblock
                                         clk => clk.
                                        rst_n => rst_n,
                                         reg3 => reg3,
                                        GPIO 0 -> GPIO 0
                                          );
           rst n P: process --on fait juste passer le reset de 0 à 1
           begin
                     rst_n <= '0';
                                                        wait for (PERIOD*5209);
                     --wait for PERIOD/2;
                     rst_n <='1';
                                                        wait for (PERIOD*10*5209);
                    -- wait for PERIOD/2;
           end process;
           clk P : process -- on fait passer aussi la clk de 0 à 1
           begin
                     clk <= '0';
                     wait for PERIOD/2;
                     clk <- '1';
                     wait for PERIOD/2;
           end process;
```

Hardware (3/4)

Test bench:


Hardware (4/4)

Test bench:



Running the program step by step (1/4)

Télécharger la partie Hardware dans le FPGA



Running the program step by step (2/4)

 Connexion à la carte pour récupérer son adresse via Putty:

```
COM5 - PuTTY
Poky 8.0 (Yocto Project 1.3 Reference Distro) 1.3
 ttv50
socfpga login: root
root@socfpga:~# ifconfig
         Link encap: Ethernet HWaddr 96:06:5d:05:15:68
eth0
          inet addr:10.104.210.48 Bcast:0.0.0.0 Mask:255.255.25.0
          UP BROADCAST RUNNING MULTICAST MTU:1500 Metric:1
         RX packets:50 errors:0 dropped:0 overruns:0 frame:0
         TX packets:8 errors:0 dropped:0 overruns:0 carrier:0
         collisions:0 txqueuelen:1000
         RX bytes:8950 (8.7 KiB) TX bytes:1670 (1.6 KiB)
          Interrupt:152
         Link encap:Local Loopback
         inet addr:127.0.0.1 Mask:255.0.0.0
          inet6 addr: ::1/128 Scope:Host
          UP LOOPBACK RUNNING MTU:65536 Metric:1
         RX packets:0 errors:0 dropped:0 overruns:0 frame:0
         TX packets:0 errors:0 dropped:0 overruns:0 carrier:0
          collisions:0 txqueuelen:0
          RX bytes:0 (0.0 B) TX bytes:0 (0.0 B)
root@socfpga:~#
```

Running the program step by step (3/4)

 Téléchargement de l'exécutable via la fenêtre SOC shell:

```
—/Downloads/DEO-nano-CycloneV/Hps-FPGA-Adder/Code-c
                                       main.o -o programme
arm-linux-gnueabihf-gcc -g -Wall
 abo818LABO82 ~/Downloads/DE0-nano-CycloneV/Hps-FPGA-Adder/Code-c
arm-linux-gnueabihf-gcc -static -g -Wall -IC:/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include -c main.c
 o main.o
                                        main.o -o programme
 arm-linux-gnueabihf-gcc -g -Wall
  abo818LABO82 ~/Downloads/DEG-nano-CycloneV/Hps-FPGA-Adder/Code-C
                                        main.o -o programme
 arm-linux-gnueabihf-gcc -g -Wall
   abo01@LABO02 ~/Downloads/DE0-nano-CycloneV/Hps+FPGA-Adder/Code-c
  $ scp programme root@10.104:210.53:/home/root
   ish: connect to host 18.184.218.53 port 22: Connection timed out
    abo818LA8002 ~/Downloads/DE0-nano-CycloneV/Hps-FPGA-Adder/Code-c
    scp programme root@18.184.218,53:/homm/root
   The authenticity of bost '10,164,210.53 (10,164,210.53)' can't be established.
   ECDSA key fingerprintels swazse: dueposyaksologiesowscrutowaligkazackouwa.
   Failed to add the host to the list of known hosts (/home/Labo01/.ssh/known_hosts).
                                                                                                  8,208/5 00:00
                                                                                       100% 8396
    root@10.104.210.53's password:
     abo01@LABO02 =/Downloads/DE0-nano-CycloneV/Hps-EPGA-Adder/Code-C
    $ scp programme root@18.184.218.53:/home/root.
```

Running the program step by step (4/4)

Vérification que l'exécutable est bien sur la carte plus exécution du programme et observation des résultats:

```
root@socfpga:~# ./programme 0
execution ./programme
argl=0
Number Of Arguments Passed: 2
registre 0
root@socfpga:~#
```