

## No. #2 : Parallel Interfacing with Microprocessor Based System (4 Pgs)

### Interface :

- Definition, Needs, Types : Serial & Parallel
- Parallel Interface : Higher data rate, expensive, complex, multiple wires, short distance

2.1: Methods of Parallel Data Transfer : Simple Input & Output, Strobe I/O, Single Handshake I/O & Double Handshake I/O :

#### Simple I/O :

- used if data is always present or I/O devices is always present & read such as switch, thermostat as input or LED as output.
- crossing on data lines : new data byte becomes valid
- does not depend on other signals. [ see figure ]

#### Simple Strobe I/O :

- used if valid data is present only at a certain time & must be read at that time, such as ASCII-encoded keyboard
- when a key is pressed, circuitry on the keyboard sends out the ASCII code of pressed key on eight parallel data lines & then sends out a strobe signal on another line to indicate that valid data is present.
- This transfer is time dependent - reading of data after strobe pulse is generated.
- The sending device outputs parallel data on the data lines & then outputs strobe ( $\overline{STB}$ ) signal to indicate the presence of valid data.
- [ see figure ]



#### Single Handshake I/O :

- Input to Microprocessor :
  - Peripheral outputs some parallel data & sends  $\overline{STB}$  signal to CPU.
  - The CPU asserts asserted  $\overline{STB}$  signal & reads in the byte of data.
  - Then the CPU sends an Acknowledge signal (ACK) to the peripheral to indicate that the data has been read.
- Output from Microprocessor : (To a printer)
  - The CPU outputs a character to the printer & asserts a  $\overline{STB}$  signal


- to tell printer to tell processor, "Here is a character for you".
- when printer is ready, it answers back with ACK signal to tell processor, "I got that one."
- [ see figure ]

### Double Handshake I/O :

- used when even more coordination between sender & receiver is required.
- each signal ( $\overline{STB}$ ,  $\overline{ACK}$ ) edge has meaning.
- the sending device asserts  $\overline{STB}$  line to low - Are you ready?
- the receiving " raises ACK " " high - I am ready".
- the sending " then sends its some valid for you data & raises its  $\overline{STB}$  line to high - Here is some valid data for you.
- After it has read in the data, the receiving device drops the ACK line to low — I have the data, waiting your response for next data.
- [ see figure ]



## Illustration : Handshake Data Transfer



2.2.8255 as a General Purpose Programmable I/O Device and its ~~Block~~ ~~Interfacing Examples~~

- Widely used, programmable, parallel I/O device.
- Can be programmed to transfer but under various conditions, from simple I/O to interrupt I/O.
- Flexible, versatile, economical but complex.
- can be used ~~as~~ with any microprocessor
- Has 24 I/O pins = two 8-bit parallel ports : A & B, with the remaining eight bits as port C.
- Port C - Can be used as individual bits or grouped in two 4-bit ports : Cupper & Clover.
- Functions of these ports - Writing a control word in control register.

### Block Diagram :

- see figure & explain !

#### (1.) Data Bus Buffer

- Tri-state, bidirectional 8-bit buffer used to interface 8255 to the system bus of a CPU.
- Data is transmitted or received by this buffer.
- Also used to carry control words & status information.

#### (2.) Read/Write Control Logic :

- To manage transfer of data, control word & status words.
- Receives address & control bus from CPU & issues commands to both of control groups.

- (i)  $\overline{R_0}$  : enables read operation - MPU reads data from the selected I/O port when low.
  - (ii)  $\overline{WR}$  : enables write operation - MPU writes into a selected I/O port or control register when goes low.
  - (iii) RESET : Reset = clears the control register and sets all ports in input mode.
  - (iv)  $A_1, A_0$  : generally connected to MPU address lines  $A_1 \& A_0$ . used to select a port or control register.
  - (v)  $\overline{CS}$  : chip select - enables communication between MPU & 8255 when low , master chip select
- | <u><math>\overline{CS}</math></u> | <u><math>A_1</math></u> | <u><math>A_0</math></u> | <u>Selected</u>      |
|-----------------------------------|-------------------------|-------------------------|----------------------|
| 0                                 | 0                       | 0                       | Port A               |
| 0                                 | 0                       | 1                       | " B "                |
| 0                                 | 1                       | 0                       | " C "                |
| 0                                 | 1                       | 1                       | Control Register     |
| 1                                 | x                       | x                       | 8255 is not Selected |

### (3) Group A & Group B :

→ Explain the Group A & Group B.

### Modes of operation

→ 3 operational modes of 8255

#### (i) Mode 0 :

- Simpler input or output without handshaking
- If both ports A & B are in mode 0 - two halves of port C can be used together as an additional 8-bit port or they can be used individually as two 4-bit ports independently.
- When used as output , port C lines can be individually set or reset by sending a special control word to control register address .

(2.) Mode 1 :

- used if port A or B for a handshake (strobed) input or output
- Some pins of port C function as handshake lines.
- Port B in mode 1 → PC<sub>0</sub>, PC<sub>1</sub>, PC<sub>2</sub> function as handshake lines
- Port A " " " input - PC<sub>3</sub>, PC<sub>4</sub>, PC<sub>5</sub> " " " "
- " " " " output - PC<sub>3</sub>, PC<sub>6</sub>, PC<sub>7</sub> " " " "
- Rest of port C pins ⇒ as input or output

(3.) Mode 2 :

- Only port A can be initialized - bidirectional handshake data transfer
- Port A in mode 2 = PC<sub>3</sub>-PC<sub>7</sub> for handshake lines
  - Offers : I/O port of or handshake for port B.

◀


Control Word

- Content of control register = specify an I/O operation for each port.
- Can be accessed to write a control word when A0 & A1, are 1 logic.
- Not accessible for a read operation.
- Bit D<sub>7</sub> of control register = either I/O function or Bit Set/Reset function
- D<sub>7</sub> = 1 → I/O functions in various modes
- D<sub>7</sub> = 0 → Port C operates in Bit Set/Reset (BSR) mode.
- BSR mode = not alters the functions of port A & port B.


→ To communicate with peripherals through 8255, three steps are necessary:

- (1.) Determine the address of ports A, B & C and control register according to CS, A<sub>1</sub>, A<sub>0</sub>.
- (2.) Write a control word in the control register.
- (3.) Write I/O instructions to communicate with peripherals through ports A, B & C.

## Control Word for I/O Mode



## Control Word for Port C BSR



→ Show various examples for control words

### 8255 Programming


- High on RESET = all ports in input mode, all flip-flops are cleared & interrupts are reset  
= remains same even RESET goes low.
- for any mode = sending out a single output instruction to control register
- The BSR word can also be used for enabling & disabling interrupt signals generated by Port C when 8255 is programmed for mode 1 & mode 2 by setting or resetting the associated bits of their interrupts.

## Programming in Mode 0 (Basic I/O Mode)

- Outputs are latched, Inputs are not latched, ports do not have handshake or interrupt capability.

Example: (1.)

1. Identify port addresses.
2. Identify the Mode 0 control word to configure port A as an input port & port B as output port.
3. Write a program to read DIP switches & display the reading from port A to at port B.



Solution:

⇒ I/O-mapped I/O ⇒ A<sub>15</sub>-A<sub>8</sub> and A<sub>0</sub>-A<sub>0</sub> carry same signals.

⇒ To enable CS, A<sub>15</sub>=0, A<sub>14</sub>=1, A<sub>13</sub>=0.

A<sub>15</sub> A<sub>14</sub> A<sub>13</sub> A<sub>12</sub> A<sub>11</sub> A<sub>10</sub> A<sub>9</sub> A<sub>8</sub>      A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub> A<sub>3</sub> A<sub>2</sub> A<sub>1</sub> A<sub>0</sub>

0 1 1 x x x x      x x x x x x ..

so, 011 x x x .. = 0110 000 ..

∴ Port A Address = 0110 0000 = 60H

" B " = 0110 0001 = 61H

" C " = 0110 0010 = 62H

Control Register " = 0110 0011 = 63H.

2. Control word : 1001 X 02X = 1001 0000 = 90H

3.  $\Rightarrow$  Bogoam Subroutine :


```

MVI A, 90H ; Load Acc with Control word
OUT 63H ; Write control word into control register
           ; to initialize ports
IN 60H ; Read switches at port A
OUT 81H ; Display the reading at port B
RET

```

(2) (a) Identify the port addresses .

- (b) Identify the Mode 0 control word to configure port A & port C<sub>0</sub> as output ports and port B & port C<sub>1</sub> as input ports.
- (c) Write a program to read the DIP switches and display the reading from port B at port A & from port C<sub>1</sub> to port C<sub>0</sub> .



(a) Memory-mapped I/O ,  $A_{15} = 1$  enables CS  
all don't care = 0 then

$$\text{Port A address} = 1000\ 0000\ 0000\ 0000 = 8000H$$

$$\text{" B " } - 1000\ 0000\ 0000\ 0001 = 8001H$$

$$\text{" C 0 " } - 1000\ 0000\ 0000\ 0010 = 8002H$$

$$\text{Control register " } = 1000\ 0000\ 0000\ 0011 = 8003H$$

(b) Control Word = 100000011 = 83H

(C) Program:

MUI A, 83H ; load acc with control word

STA 8003H ; write word into control reg. to initialize ports

CDA 800PH ; Read switches at port B

STA 8000 M. is displaying the reading at port A

LDA 8002H ; Read surfaces at port C

ANI OF H<sub>2</sub>; Mask Copper as not input data

RSC : Potato

一一〇


RLC

RSC

STA 8002 H ; display at fast cu

NET

(3) Write a BSR control word subroutine to set bits PC<sub>7</sub> & PC<sub>3</sub> and reset them after 10 ms.



→ BSR. Control words?

$$To \text{ set } PC_2 = 0.000\ 1111 = 0.5H$$

"reset" = 8000 1110 = OEM

$$\therefore \text{Set } FC_3 = 0.00\ 0111 = 0.7H$$

"reset" = 0000 0110 = 06H

port address : Control register address = 1000 0011 = 89H

→ Subroutine:


```

MVI A, 05H ; load byte in acc to set PC7
OUT 83H ; set PC7 = 1
MVI A, 02H ; load byte in acc to set PC3
OUT 83H ; set PC3 = 1
CALL Delay ; 10ms delay subroutine
MVI A, 06H ; load byte in acc to reset PC3
OUT 83H ; reset PC3 = 0
MVI A, 0EH ; load byte in acc to reset PC7
OUT 83H ; reset PC7 = 0
RET

```

BSR

(4.) Write a control word subroutine to set PC<sub>7</sub>, PC<sub>6</sub>, ..., PC<sub>1</sub>, PC<sub>0</sub> and reset each after 1 second delay.



→ Port address [as earlier - example 1]

→ Control word :  $1000\ 0000 = 80H$

→ BSR control words for PC<sub>7</sub> to PC<sub>0</sub> are

To set PC<sub>7</sub> = 00001111 = 0FH

" reset " = 00001110 = 0EH

" set PC<sub>6</sub> = 00001101 = 0DH

" reset " = 00001100 = 0CH

:

" set PC<sub>0</sub> = 00000001 = 01H

" reset " = 00000000 = 00H

$\Rightarrow$  Subroutine :-

MUI A, 80H  
OUT 63H

MUI A, 0FH  
OUT 63H

again :  
~~Call delay~~

CALL Delay

PCR A



ANI 0FH

@@ JMP again

Delay : MUL C, 0AH  
loop : MVI D, 64H  
loop1 : MVI E, DEM  
loop2 : DCR E  
JNZ loop2  
DCR D  
JNZ loop1  
DCR C  
JNZ loop  
RET

## Programming in Mode 1 (Strobe I/O Mode)


- Input & output data are latched.
  - Interrupt logic is supported.
  - Mode 1 Input Control Signals : Port A & Port B as Input



- Status word → Placed in acc if port C is read.


$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
I/O	I/O	IBF <sub>A</sub>	INTE <sub>A</sub>	INTR <sub>A</sub>	INTE <sub>B</sub>	IBF <sub>B</sub>	INTR <sub>B</sub>

- Timing waveform




- STB (Stroke I/P): generated by a peripheral to indicate that it has transmitted a byte of data. The 8255 then generates IBF & INTR as shown above.
- IBF (Input Buffer Full): an acc by 8255 to indicate that input latch has received the data byte. This is reset when the MPU reads the data.
- INTR (Interrupt Req): an output signal that may be used to interrupt the MPU. This is generated if STB, IBF & INTE are all at logic 1. This is reset by falling edge of RD.
- INTE (Interrupt Enable): an internal flip-flop used to enable or disable the generation of INTR signal. The two flip-flops INTE<sub>A</sub> & INTE<sub>B</sub> are set/reset using BSR mode. The INTE<sub>A</sub> enabled or disabled through PC<sub>4</sub> & INTE<sub>B</sub> through PC<sub>2</sub>.


#### → Flowchart for status check I/O




#### Flowchart for Interrupt I/O



→ Mode 1: Output Control Signals




Control word - Mode 1 Output



→ Status word : ⇒ Placed in acc if port C is read.

D7	D6	D5	D4	D3	D2	D1	D0
OBFA	INTEA	I/O	I/O	INTR <sub>A</sub>	INTEB	OBFB	INTR <sub>B</sub>

→ Timing waveform :



→ INTE : an internal flip flop

→ OBF (Output Buffer Full) : an output signal that goes low when the MPU writes data into output latch of 8255. It indicates to an output peripheral that new data are ready to be read. It goes high again after the 8255 receives ACK from peripheral.


→ ACK (Acknowledge) : an input signal from a peripheral that must output a low when peripheral receives the data from 8255 ports.

- INTR : an output signal  $\ell$  is set by rising edge of  $\overline{ACK}$  signal. can be used to interrupt MPU to request the next data byte for output. It is set when  $\overline{BSR}$ ,  $\overline{ACK}$  & INTE are all one & reset by falling edge of  $\overline{IOR}$ .
- INTE : an internal flip-flop to a port  $\ell$  needs to be set to generate the INTR signal. Two flip-flops INTEA & INTEB are controlled by bits PC<sub>6</sub> & PC<sub>2</sub>, respectively through BSR mode.
- PC<sub>4,5</sub> : Two lines can be set up either as input or output.

↙

Examples :

- Figure shows an interfacing circuit in mode 1. Port A is designed as input port for a keyboard & with interrupt I/O and port B is " as the output port for a printer with status clock I/O .
- Find port addresses by analyzing the decode logic.
- Determine control word to set up port A as I/O & port B as O/P in mode 1.
- Determine the BSR word to enable INTEA (port A)
- " the masking byte to verify  $\overline{BSR_B}$  line in the status clock I/O (port B)
- Write initialization instructions & a printer subroutine to output characters that are stored in memory.



Solution:

(a) To select 8255, A<sub>7</sub> to A<sub>2</sub> lines are all 1.

$$\therefore \text{Port A address} = 1111\ 1100 = \text{FCH}$$

$$\text{"B"} \quad " = 1111\ 1101 = \text{FDH}$$

$$\text{"C"} \quad " = 1111\ 1110 = \text{FEH}$$

$$\text{"D"} \quad " = 1111\ 1111 = \text{FFH}$$

$$(b) \text{Control word} = 1011 \times 10X = 10110100 = \text{B4H}$$

(c) BSR word to set INTE<sub>A</sub>: bit PC<sub>4</sub> should be 1.

$$\therefore 0\ \text{XXX}\ 1001 = 0000\ 1001 = \text{09H}$$

(d) Status word to check  $\overline{\text{OBFI}}$ :

$$\text{XXXXXX}\ \overline{\text{OBFI}}\ X = 0000\ 0010 = \text{02H}$$

(e) Initialization program:

```
MVI A, B4H ; word to initial ports A & B as needed
OUT FFH ; write CON in control register
MVI A, 09H ; set INTEA (PC4) or enable INTEA
OUT FFH ; using BSR mode
EI ; Enable interrupt
CALL Print ; or EXIT
; Continue other tasks or HLT
```

Print Subroutine:

```
Print : EXI H, MEM ; Pointer to desired location
        MVI B, Count ; No. of characters to be printed
```

```
Next : MOU A,M ; Get a character
```

```
        MOV C,A ; Save the " to C
```

```
Status : IN FEM ; Read port C for status of  $\overline{\text{OBF}}$ 
          ANI 02H ; Mask all bits except D1
          JZ Status
```

```
        MOU A,C ; Retrieve the character
```

```
        OUT FDH ; Send the " to port B
```

```
        INX H
```

```
        OCR B
```

```
JNZ Next
```

```
RET
```

(f) Write a subroutine to accept character from keyboard & send it to printer.

→ MVI A, 04H ; Mode Selection

OUT FFH

MVI A, 09H ; clear enabling ~~INT~~ INT<sub>E4</sub>

OUT FFH

EI

CALL Read

CALL Print

HLT

Read : IN FCH ; read port A

MOV C,A ; store char in C

RET

Print : IN FEH ; read port C

ANI 02H ; check OBF

SZ Print

MOV A,C

OUT FDH

RET

(b) Control word = 100000011 = 83H

(c) Program :


```

MVI A, 83H ; load acc with control word
STA 8003H ; write word into control reg. to initialize port
LDA 8004H ; Read switches at port B
STA 8000H ; Display ten reading at port A
LDA 8002H ; Read switches at port C
ANI 0FH ; Mask Copper as ref input data
RLC ; Rotate
RLC
RLC
STA 8002H ; Display at port C
HLT.

```

uc

(3) Write a BSR control word subroutine to set bits PC<sub>7</sub> & PC<sub>3</sub> and reset them after 10ms.



To set PC<sub>7</sub> = 0000 1111 = 0FH

" reset " = 0000 1110 = 0EH

" set PC<sub>3</sub> = 0000 0111 = 07H

" reset " = 0000 0110 = 06H

→ Port address : Control register address = 1000 0011 = 83H