



POLITECNICO DI TORINO

DIGITAL SYSTEMS ELECTRONICS  
A.A. 2018/2019

PROF. G. MASERA

---

## Lab 03

2 Apr 2019

---

Berchialla Luca	236032
Laurasi Gjergji	238259
Mattei Andrea	233755
Lombardo Domenico Maria	233959

# 1 4-bit Sequential RCA

## 1.1 Implementation




Figure 1: Top level entity

Here we had to implement a 4-bit Sequential Ripple Carry Adder. To build the circuit requested in *figure1* several sub-circuits have been implemented.

As first point a Full Adder was implemented as shown in *figure 2a*. The 4-bit adder was built using four full adders in a ripple carry architecture. Its overflow signal is generated by a *xor* gate whose inputs are the *carry<sub>out</sub>* signals of the last two full adders.




Figure 2: Full Adder

The Register and the Flip-Flop were implemented using the code provided in the

instructions.

A new 7-segments display decoder was needed in order to display properly 2's complement numbers. It uses two 7-segments displays to show respectively the sign and the magnitude of the number. The implementation was done by means of the *when – else* statement following the truth table in *figure 3*.

Display	Code	HEX(6)	HEX(5)	HEX(4)	HEX(3)	HEX(2)	HEX(1)	HEX(0)	Sign
0	0000	1	0	0	0	0	0	0	
1	0001	1	1	1	1	0	0	1	
2	0010	0	1	0	0	1	0	0	
3	0011	0	1	1	0	0	0	0	
4	0100	0	0	1	1	0	0	1	
5	0101	0	0	1	0	0	1	0	
6	0110	0	0	0	0	0	1	0	
7	0111	1	1	1	1	0	0	0	
-8	1000	0	0	0	0	0	0	0	-
-7	1001	1	1	1	1	0	0	0	-
-6	1010	0	0	0	0	0	1	0	-
-5	1011	0	0	1	0	0	1	0	-
-4	1100	0	0	1	1	0	0	1	-
-3	1101	0	1	1	0	0	0	0	-
-2	1110	0	1	0	0	1	0	0	-
-1	1111	1	1	1	1	0	0	1	-

Figure 3: 2's complement 7-segments decoder

The top level entity that implements the circuit is in the file *lab3\_es1.vhd* where all the components needed are instantiated and connected together.

As required, the the inputs *A* and *B* have been assigned to *SW<sub>3-0</sub>* and *SW<sub>7-4</sub>* respectively, *KEY<sub>0</sub>* to the negated asynchronous reset input and *KEY<sub>1</sub>* to the clock. The magnitude and the sign of *A* are displayed in *HEX4* and *HEX5* respectively. The same is done for *B* and *S* in *HEX2*, *HEX3* and *HEX0*, *HEX1* respectively. The adder's overflow is shown by means of the red *LEDR<sub>9</sub>*.

## 1.2 Testbench

To validate the correct behavior of the circuit a testbench was created. The *clock* signal was created using a process and its period has been fixed to *10ps*, the reset signal instead has a period of *115ps*, not a multiple of the clock, to verify that is asynchronous. It is active for *10ps* and is generated just 10 times in order to have cleaner waveforms.

To test every possible combination of inputs it has been used a 8-bit counter which increments its value every *100ps*, the least significant 4 bits have been assigned to *A* and the others to *B*.

Since the the values of *A*, *B* and *S* coded for the 7-segments display are the output of the circuit in the testbench are present several if clauses that translate the output values to the 2's complement binary value of *A*, *B* and *S*.

### 1.3 Timing analysis

The maximum operating frequency of the circuit  $f_{max}$  has been determined with the help of Quartus Prime and TimeQuest and is  $f_{max} = 650MHz$ .

The longest path in the circuit in terms of delay is the one that starts from the MSB of a register where  $A$  or  $B$  are stored and arrives to the Flip Flop that stores the overflow signal. This path is longer than the other possible path that starts from one of the previous registers and arrives to the register where  $S$  is stored, because the overflow signal is calculated by a *xor* gate whose inputs are the *carry<sub>out</sub>* signals of the last two full adders. Therefore, with respect to the MSB of  $S$ , which goes directly to the register, the signal has to be processed by the *xor* gate before arriving to the flip flop.

## 2 4-bit Sequential Adder/Subtractor

### 2.1 Implementation

The circuit implemented in this section is a little modification of the circuit implemented in section 1. In particular the 4-bit full adder has been modified to make it perform also the subtraction. The *carry<sub>in</sub>* input is replaced by the *add<sub>s</sub>ubtract* input that enables the sum when its value is 0 and the subtraction when is 1. The  $B$  input is 2's complemented when *add<sub>s</sub>ubtract* = 1 by assigning the  $B_i$  input of each full adder to the xor of  $B_i$  and *add<sub>s</sub>ubtract* and by assigning the *carry<sub>in</sub>* of the first full adder to *add<sub>s</sub>ubtract*.

### 2.2 Testbench

The *add<sub>s</sub>ubtract* input was then assigned to  $SW_8$  in the top level entity. In the testbench the counter has been modified now being 9-bit wide and its MSB is assigned to *add<sub>s</sub>ubtract*.

### 2.3 Timing analysis

The maximum operating frequency of the circuit  $f_{max}$  has been determined as in section 1 and its value is  $f_{max} = 600MHz$ .  $f_{max}$  is lower for this circuit because the longest path now includes another level of logic that is between the output of the register where  $B$  is stored and the input of the full adder.

Therefore the longest path is the same as the previous section but it starts only from the previously mentioned register because only between it and the full adder there are the additional *xor* gates.

**3 3**

punto 3

**4 4**

punto 4