

# Politecnico di Torino

# DIGITAL SYSTEMS ELECTRONICS A.A. 2018/2019

Prof. G. Masera

# Lab 06

14 may 2019

| Berchialla Luca         | 236032 |
|-------------------------|--------|
| Laurasi Gjergji         | 238259 |
| Mattei Andrea           | 233755 |
| Lombardo Domenico Maria | 233959 |

Lab 06

## Introduction to the assigned problem

This relation deals with the design of a simple digital filter. From the given functional specifications, a final digital circuit has been implemented in VHDL including memories, control unit and data-path.

The design process will be analyzed using a bottom-up approach, starting from the individual components and their interconnections to the final custom designed FSM.

# Overall specs description

As already mentioned, the final purpose of this activity is to implement a digital filter following the relation:

$$Y(n) = -0.5X(n) - 2X(n-1) + 4X(n-2) + 0.25X(n-3)$$

where X(n) are the input stream data and Y(n) the corresponding filtered data generated by the top equation.

The circuit starts by means of a START signal which enable a loading process of the input data into a 1 kByte memory. Then, the circuit automatically filters the data stream exploiting the equation already provided and loads the output filtered data into a second memory. Finally, the circuit reports end of process asserting an HIGH logical value to the DONE signal and awaits until the next START.

Every used component will now be discussed as single blocks, and individually debugged:

Lab 06

#### Memories

As already discussed, the final implementation will save the input data in a 1kByte memory while memorizing the output data into an output memory.




Figure 1: 1kByte memory

The memories store 1024 samples represented as 8 bit wide 2's complement values. The writing operation is synchronous with the positive edge of the clock, while the reading is asynchronous.

The samples must be stored in order, from address 0 to 1023.

Once the desired address is selected and the RD signal asserted, the output data are shown in the dataout parallel output.

The figure below shows the testbench for the register file.

|  | T |            |            |            | ,          |  |
|--|---|------------|------------|------------|------------|--|
| /reg_8_1kb_tb/dut/cs                   |   |            |            |            |            |  |
| /reg_8_1kb_tb/dut/wr                   |   |            |            |            |            |  |
| /reg_8_1kb_tb/dut/rd                   |   |            |            |            |            |  |
| /reg_8_1kb_tb/dut/address ( 0000000000 |   | 0010010001 | 0110010001 | 0010010001 | 0110010001 |  |
| /reg_8_1kb_tb/dut/input { 00000000     |   | 00111000   | 01100000   | 00111000   | 01100000   |  |
| /reg_8_1kb_tb/dut/output UUUUUUUU      | - |            |            | 00111000   | 01100000   |  |
| /req_8_1kb_tb/dut/clock                |   |            |            | 00111000   | 0110000    |  |
| /reg_o_rkb_tb/ddt/Glock                | 4 |            |            |            |            |  |

Figure 2: Memory testbench

Lab 06 G 03

## Shift registers and registers

To be able to implement the already stated main equation, the circuit needs to perform 2s multiple multiplication and/or division.

The final implementation exploits the left and right shifting operations.

A 11 bit shift register has been implemented with parallel load and parallel output.

The testbench for the 8-bit version is shown below




Figure 3: State diagram of the FSM

Lab 06

# $\mathbf{Adder}$




Figure 4: State diagram of the FSM

## Counter




Figure 5: State diagram of the FSM

#### data converters




Figure 6: State diagram of the FSM

| /conv11_8_tb/dut/input  | 11110010000 | 11101111110 | 00011111110 | 00001111100 |  |
|-------------------------|-------------|-------------|-------------|-------------|--|
|                         |             |             |             |             |  |
| /conv11_8_tb/dut/output | 10010000    | 10000000    | 01111111    | 01111100    |  |
|                         |             |             |             |             |  |
| /conv11_8_tb/dut/max    | 00001111111 |             |             |             |  |
|                         |             |             |             |             |  |
| /conv11_8_tb/dut/min    | 11110000000 |             |             |             |  |

Figure 7: State diagram of the FSM