



POLITECNICO DI TORINO

DIGITAL SYSTEMS ELECTRONICS  
A.A. 2018/2019

PROF. G. MASERA

---

## Lab 05

x x 2019

---

Berchialla Luca	236032
Laurasi Gjergji	238259
Mattei Andrea	233755
Lombardo Domenico Maria	233959

**1**

**2**

**3**

## 4 - “HELLO” FSM

In this section a circuit that scrolls the word "HELLO" over the display has been implemented. The image below shows the architecture of the circuit generated using a VHDL description:




Figure 1: Implemented architecture

The circuit uses six 7-bit registers connected in a pipeline fashion. Each of them directly drives a 7-segment display.

The FSM controls the pipeline by inserting the characters (H,E,L,L,O) into the first 7-bit register. Every second the letters scroll from right to left, once the cycle is completed (i.e. The 'O' letter reach the leftmost display) the FSM starts the process again in an infinite loop. The state diagram of the implemented FSM is shown below:





Figure 2: State Diagram

[illegible]

Finally a testbench for the entire design has also been implemented, showing the correct behavior of the circuit.



Note that to keep the simulation fast enough the letter scrolls every 2 clock cycles.