

DDCA Lab 3 - 7 Seg Verilog

08 September 2024

12:54

					D[6] . . . D[0]							D[0]	
Display	S3	S2	S1	S0	a	b	c	d	e	f	g		
0	0	0	0	0	0	0	0	0	0	0	1	7'h01	
1	0	0	0	1	1			1	1	1	1	7'h4F	
2	0	0	1	0			1			1		7'h12	
3	0	0	1	1					1	1		7'h06	
4	0	1	0	0	1			1	1			7'h4c	
5	0	1	0	1		1			1			7'h24	
6	0	1	1	0		1						7'h20	
7	0	1	1	1				1	1	1	1	7'h0F	
8	1	0	0	0								7'h00	
9	1	0	0	1					1			7'h04	
A	1	0	1	0				1				7'h08	
B	1	0	1	1	1	1						7'h60	
C	1	1	0	0		1	1				1	7'h31	
D	1	1	0	1	1					1		7'h42	
E	1	1	1	0		1	1					7'h30	
F	1	1	1	1		1	1	1				7'h38	