

27-12-2024

Variant: 5V/3V3

27 DEC 2024

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11		21		31	
2	BLOCK DIAGRAM	12		22		32	
3	28PINS SCHEMATIC	13		23		33	
4	REVISION HISTORY	14		24		34	
5		15		25		35	
6		16		26		36	
7		17		27		37	
8		18		28		38	
9		19		29		39	
10		20		30		40	

DESIGN CONSIDERATIONS


DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for cautionary
design notes.

DESIGN NOTE:
Example text for debug notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.



Would you like to learn how to design boards like this?

FEDEVEL Academy - Learn Schematic & PCB Design ONLINE

We designed this board, so you can learn. Google for FEDEVEL Academy

Title:		Variant: 5V/3V3	
Page Contents: [01] - COVER PAGE.SchDoc		Checked by	
Size:	DWG NO		Revision:
Date: 27-12-2024	Designed by www.fedével.com	Sheet 2 of 5	

28PINS - SCHEMATIC

REVISION	DESCRIPTION	DATE	APPROVED

DESIGN NOTE:
This board supports 5V or 3V3 voltage level on the IO pins:

1) 5V IO - Fit everything as defined in this schematic. NF means, do not fit this component.

2) 3.3V IO - Remove R27, Fit R28, *Replace Y1 (change from 16MHz to 10MHz), *Replace Y2 (change from 16MHz to 8MHz).

3) Both 5V and 3V3, selected through JP4 - Remove R27, Remove R28, Fit JP4, *Replace Y1 (change from 16MHz to 10MHz), *Replace Y2 (change from 16MHz to 8MHz).

*Note: The 16MHz crystals are not recommended for 3.3V operation. We need to adjust their values, that's why the change.

IMPORTANT: Once you change the crystal value, you may need to re-compile your source code.

DESIGN NOTE:
About JP3:
1) DebugWire support - Short 1&2. This was added to support possible debugWire debugging (programming?) of 328P through 16U2. In this case, the 16U2 needs to have a correct firmware and has to behave as a debugWire tool.


2) ISP programmer mode - Short 2&3. In this case, take a cable and connect J5 & J6 together. Upload AVRISPMKII firmware into 16U2 and you can program 328P. (Tip: remap LEDs of the default AVRISPMKII LUFA project to the RX and TX LEDs on the 28Pin board)

3) ISP header - Short 3 & 4. In this mode, the ICSP1 header is used as a standard ISP header to program 16U2 through ISP interface by an ISP programmer.


DESIGN NOTE:
About JP1:
1) Autoreset Enabled - Short 1&2. In this case, 16U2 is used to reset 328P when firmware inside 328P is updated from Arduino IDE.

2) 16U2 Dfu mode Enabled - Short 2&3. 16U2 HWB pin is sampled by 16U2 during RESET. If pulled low, then after Reset the 16U2 will go into Dfu mode.


Micro USB




POWER




POWER PADS



3V3 LDO




Power Selection




DESIGN NOTE:
This board can be powered from micro USB connector (J7) or a single +3.3V power rail (through J1 pin 4). If +3.3V is used, fit R26 and R28. In this case, JP4 & R27 must NOT be fitted, otherwise the board may be damaged.


328P




RESET (328P)




USER BUTTON



RESET (16U2)




16U2




JP2



ICSP1




JP3



JP1




ICSP



DIP SOCKET



MOUNTING HOLES



FIDUCIALS



LAYOUT NOTE:
1) Route all the POWER tracks with minimum track width 0.4mm.
2) Route all the other tracks by 0.4mm and change them by the end of the design to 0.2mm. To change all of them at once, use this filter "(not InNet(+)) and not InNet(GND)) and IxTrack and (OnLayer('L1') or OnLayer('L2'))" and then set 0.2mm width in PCB Inspector panel.

APPROVALS	DATE	PROJECT	Altium
ENG: -			
DSN: -			
CHK: -			
REFERENCE DOCUMENTS		TITLE	
		28Pins	
BOM: -		SIZE	
ASSY DWG: -		CAGE CODE	
FAB DWG: -		DWG NO.	
PCB DWG: -		SCALE: A2	
		FILE NAME	
		[03] - 28PINS SCHEMATIC.SchDoc	

The image shows a standard graph paper template used for technical drawing or revision history. It features a grid of 8 columns and 4 rows. The columns are numbered 1 to 8 from left to right, and the rows are lettered A to D from top to bottom. The title "REVISION HISTORY" is prominently displayed in the center of the page. In the bottom right corner, there is a small advertisement for FEDEVEL Academy, which includes a logo and a URL.

Column	1	2	3	4	5	6	7	8
Row	A							
B								
C								
D								

FEDEVEL
Academy - Learn Schematic & PCB Design ONLINE
<http://www.fedevel.com/academy>

Would you like to learn how to design boards like this?
We designed this board, so you can learn.
Google for FEDEVEL Academy.

Title:	Variant: 5V/3V3	
Page Contents:	[04] - REVISION HISTORY.SchDoc	Checked by
Size:	DWG NO	Revision:
Date:	27-12-2024	Sheet 5 of 5