FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h_da
Faculty of Electrical Engineering and Information Technology
fbeit

Introduction to SystemVerilog HDL design

Today's Agenda

Intended topics for today's session

- Learning by example A first taste: A series of basic sequential SystemVerilog designs
- Conclusion and coding guidelines

FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt **h_da**Faculty of Electrical Engineering and Information Technology **fbeit**

Introduction to SystemVerilog HDL design

Objectives

By the end of this lecture you will be able to ...

 design simple clock-synchronous logic in SystemVerilog

FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt **h_da**Faculty of Electrical Engineering and Information Technology **fbeit**

Introduction to SystemVerilog HDL design

Recommended Readings

Textbooks, Application Notes, White Papers ...

- Sutherland, S., "RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design", CreateSpace Independent Publishing Platform, 2017
- Spear, C., "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", Springer, 3rd edition, 2012.

Introduction to SystemVerilog HDL - Part #3

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h_da
Faculty of Electrical Engineering and Information Technology
fbeit

h_da - fbeit - FPGA-based SoC Design

(PIPO) Registers in SystemVerilog


Introduction to SystemVerilog

h_da - fbeit - FPGA-based SoC Design

Asynchronously resettable Register

```
1. module dff_4bit_load_areset(
2.    input logic [3:0] d, clk, reset_n,
3.    output logic [3:0] q
4.    );
5.    always_ff@(posedge clk, negedge reset_n)
6.        if(reset_n == 0)
7.         q <= 0;
8.         else
9.         q <= d;
10. endmodule</pre>
```


[SystemVerilog] Source Code: dff_4bit_load_areset.sv



h da – fbeit - FPGA-based SoC Design

Synchronously resettable Register with synchronous load

```
1/1
   module reg pipo 8bit sreset sload (
      input logic [7:0] d, input logic clk, reset n,
      sload, output logic [7:0] q
      );
5.
      always ff@(posedge clk)
         if(reset n == 0)
             q <= 0;
         else if(sload == 1)
10.
             a <= d;
         else
             q <= q;
13.
14.
    endmodule
```



[SystemVerilog] Source Code: reg_pipo_8bit_sreset_sload.sv

Notes

PIPO register stands for parallel-in parallel-out register, thus we've got 8 flip-flops which are loaded and read in parallel.

h_da - fbeit - FPGA-based SoC Design

?

MCU Peripheral Configuration and Status Registers

```
Notes
                                                                1/1
    logic [31:0] req 0 = 0;
                                                                             We will get back to this structure when we are designing
    // timer0 peripheral configuration register placed
                                                                              status and control registers for microcontroller
     // address 0x40020014
                                                                              peripherals ...
    always ff@(posedge clk)
        if(reset n == 0)
               req 0 <= 0;
           else if(wren)
                                             SW write access
                                                                          *((unsigned int *) 0x40020014) |= 1 << 1;
               req 0 <= data;
                                                                          *((unsigned int *) 0x40020014) |= 1 << 2;
 10. assign TIMER 0 ENABLE = req 0[0];
                                                                           You are defining the register layout as well as the
                                  = reg 0[1];
 11. assign TIMER 0 OVF EN
                                                                           corresponding meaning/functionality of the respective
 12. assign TIMER 0 OVF IRQ EN = reg 0[2];
                                                                           register bits.
                                                                                       TIMER_O_OVF_EN
[SystemVerilog] Source Code: timer0_config_reg.sv
                                                                               TIMER O OVF IRQ EN
```

h_da - fbeit - FPGA-based SoC Design

(SISO) Registers in SystemVerilog

Introduction to SystemVerilog

h da – fbeit - FPGA-based SoC Design

Synchronously resettable Shift-Register, serial in, serial out


```
1/1
   module shift reg 4bit areset (
      input logic d, clk, reset n,
      output logic q
      );
      logic [3:0] s reg = 0;
      always ff@(posedge clk)
          if(reset n == 0)
                s req \ll 0;
10.
          else
                                             left-shift operation
11.
                s reg <= {s reg[2:0],d};
12.
13.
      assign q = s req[3];
                                              new data is shifted in
14.
    endmodule
                                              from the RHS:
```


[SystemVerilog] Source Code: shift reg 4bit areset.sv

Notes

Prof. Dr. C. Jakob

Left-Shift operation, { , } - Concatenation Operator.







h_da - fbeit - FPGA-based SoC Design


Synchronously resettable Shift-Register, serial in, serial out


```
1/1
   module shift reg 4bit areset (
      input logic d, clk, reset n,
      output logic q
      logic [3:0] s reg = 0;
      always ff@(posedge clk)
          if(reset n == 0)
                s req \ll 0;
10.
          else
                s reg <= {d,s reg[3:1]}; right-shift operation</pre>
11.
12.
13.
      assign q = s req[0];
14.
                                               new data is shifted in
    endmodule
                                              from the LHS:
```

[SystemVerilog] Source Code: shift_reg_4bit_areset.sv

Notes

Right-Shift operation, { , } - Concatenation Operator.







fbeit


FACULTY OF ELECTRICAL ENGINEERII
AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob

h_da - fbeit - FPGA-based SoC Design

Synchronously resettable Shift-Register, serial in, serial out and shift-enable

```
1/1
   module shift reg 4bit areset (
      input logic d, clk, reset n, enable,
      output logic q
      );
      logic [3:0] s reg = 0;
      always ff@(posedge clk)
          if(reset n == 0)
               s req \ll 0;
                                                   0 or 1
          else if(enable)
10.
                                                shift-enable
11.
                s req \le \{s req[2:0], d\};
                              Left shift
12.
13.
      assign q = s req[3];
14.
    endmodule
```



[SystemVerilog] Source Code: shift reg 4bit areset.sv

Notes

Left-Shift operation, { , } - Concatenation Operator.

fbeit

FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob



h_da - fbeit - FPGA-based SoC Design


Combinational Logic with registered Outputs

Introduction to SystemVerilog

h_da - fbeit - FPGA-based SoC Design

Comparator with reg. output - Conditional assignment

```
1/1
   module comp gt 4bit reg(
      input logic [3:0] d0, d1, input logic clk,
      output logic q
      );
5.
      always ff@(posedge clk)
         q <= (d0 > d1) ? 1 : 0; Conditional assignment
   endmodule
```



[SystemVerilog] Source Code: comp qt 4bit req.sv

Notes

- The comparator stage is combined with another delay flip-flop ...
- So by placing combinational logic, arithmetic operations or comparison logic into an always_ff block, we create Delay Flip-Flops along with the combinational logic. In all cases the logic is driving the inputs of the DFF's ...

h_da - fbeit - FPGA-based SoC Design

Comparator with reg. output - Conditional assignment

```
1. module comp_gt_4bit_reg(
2.    input logic [3:0] d0, d1, input logic clk
3.    output logic q
4.    );
5.
6.    always_ff@(posedge clk)
7.    if(d0 > d1)
8.         q <= 1;
9.    else
10.         q <= 0;
11.
12. endmodule</pre>
```

q~reg0

[SystemVerilog] Source Code: comp_gt_4bit_reg.sv

Notes

This is just an alternative description of the previous design ...

fbeit

HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 15



Prof. Dr. C. Jakob

h_da - fbeit - FPGA-based SoC Design

When things go wrong – Using blocking statements in the wrong context ...

The actual intention is to model two Delay-Flip-Flops connected in sequence ...

h da – fbeit - FPGA-based SoC Design

When things go wrong – Using blocking statements in the wrong context ...

```
1/1
   module shift reg 2bit sreset (
      input logic d, clk, reset n,
      output logic q
      );
      logic [1:0] shift reg = 0;
      always ff@(posedge clk)
         if(reset n == 0)
              shift req = 0;
10.
        else begin
              shift req[0] = d;
11.
              shift reg[1] = shift reg[0];
13.
         end
14.
15.
      assign q = shift req[1];
16.
    endmodule
```

Notes

The actual intention is to model two DFFs connected in sequence.

[SystemVerilog] Source Code: shift reg 2bit sync reset.sv

h_da - fbeit - FPGA-based SoC Design

When things go wrong - Using blocking statements in the wrong context ...

```
1/1
   module shift reg 2bit sreset (
      input logic d, clk, reset n,
      output logic q
      );
      logic [1:0] shift req = 0;
      always ff@ (posedge clk) ← clock-sync., sequential
         if(reset n == 0)
                                   procedural block
              shift reg = 0;
       else begin
10.
              shift req[0] = d;
11.
              shift reg[1] = shift reg[0];
13.
         end
14.
                                            blocking assignment
15.
      assign q = shift req[1];
                                            operator
16.
    endmodule
```

Notes

 The actual intention is to model two DFFs connected in sequence.

[SystemVerilog] Source Code: shift_reg_2bit_sync_reset.sv

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob




h_da - fbeit - FPGA-based SoC Design

When things go wrong – Using blocking statements in the wrong context ...

```
1/1
   module shift reg 2bit sreset (
      input logic d, clk, reset n,
      output logic q
      logic [1:0] shift req = 0;
                                     The blocking assignment
      always ff@(posedge clk)
                                     operator causes the
          if(reset n == 0)
                                     assignments to be performed
               shift reg = 0;
                                     as if in sequential order.
          else begin
10.
               shift req[0] = d;
11.
               shift reg[1] = shift reg[0];
13.
          end
14.
15.
      assign q = shift reg[1];
16.
    endmodule
```

[SystemVerilog] Source Code: shift_reg_2bit_sync_reset.sv



Notes


- The actual intention is to model two DFFs connected in sequence.
- Please note the synthesis result ...

h_da - fbeit - FPGA-based SoC Design

When things go wrong – Using blocking statements in the wrong context ...

```
1/1
   module shift reg 2bit sreset (
      input logic d, clk, reset n,
      output logic q
      logic [1:0] shift req = 0;
      always ff@(posedge clk)
          if(reset n == 0)
              shift reg <= 0;
                                        non-blocking assignment
10.
          else begin
                                        operator
              shift reg[0]
11.
              shift reg[1] <= shift reg[0];</pre>
13.
          end
14.
15.
      assign q = shift reg[1];
16.
    endmodule
```

[SystemVerilog] Source Code: shift reg 2bit sync reset.sv



Note

 The code is almost the same as before, but now with nonblocking assignment operators what finally leads to the desired synthesis result.

h_da - fbeit - FPGA-based SoC Design


Counters in SystemVerilog


Introduction to SystemVerilog

h_da - fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '1'

[SystemVerilog] Source Code: sync_counter_v1.sv





Slide 23


h_da - fbeit - FPGA-based SoC Design


Synchronous Up-Counter Version '2'

Asynchronous

```
1. module sync_counter_v2(
2.    input logic clk, input logic reset_n,
3.    output logic [3:0] q
4.    );
5.    always_ff@(posedge clk, negedge reset_n)
6.        if(reset_n == 0)
7.        q <= 0;
8.        else
9.        q <= q + 1;
10. endmodule</pre>
```

[SystemVerilog] Source Code: sync_counter_v2.sv







h_da - fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '3' Up Down Counter

```
1/1
   module sync counter v3(
      input logic clk, reset n, sel,
      output logic [3:0] q
      always ff@(posedge clk)
          if(reset n == 0)
             q <= 0;
                                      select determines the
          else if(sel == 0)
                                      counting direction
             q \le q + 1;
10.
          else
             q \le q - 1;
11.
12.
    endmodule
```

[SystemVerilog] Source Code: sync counter v3.sv







h_da - fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '4'


[SystemVerilog] Source Code: sync_counter_v4.sv





h da – fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '5'



[SystemVerilog] Source Code: sync_counter_v5.sv

Notes

fbeit

- In the above example, the SystemVerilog reduction '&' operator is used to generate the overflow signal ...
- The overflow signal is assigned within the procedural always ff block. This creates an additional output flip-flop that registers the actual overflow signal.

q[3..0]

q[0]~reg[3..0]

ovf~reg0

>CLK 4'h0 _{SCLR}

q~[3..0]

overflow

11

Prof. Dr. C. Jakob

h_da - fbeit - FPGA-based SoC Design


Synchronous Up-Counter Version '6'

```
1/1
   module sync counter v6(
      input logic clk, input logic reset n,
      output logic [3:0] q
      );
      always ff@(posedge clk, negedge reset n)
          if(reset n == 0)
             q <= 0;
                                  → 13 is part of the
          else if (q < 13)
                                     counting sequence
             q \le q + 1;
10.
          else
             q <= 0;
11.
12. endmodule
```

[SystemVerilog] Source Code: sync counter v6.sv

Notes

■ The resulting counting sequence is as follows: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 1, 2, 3, 4, ...



Slide 28

FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY Prof. Dr. C. Jakob


h_da - fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '7'

[SystemVerilog] Source Code: sync_counter_v7.sv

Notes

The resulting counting sequence is as follows: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0, 1, 2, 3, 4, ...




fbeit

FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY Prof. Dr. C. Jakob

h_da - fbeit - FPGA-based SoC Design

Synchronous Up-Counter Version '8'



Slide 31

Introduction to SystemVerilog

h da – fbeit - FPGA-based SoC Design

Gray Counter

```
1/1
   module gray count 4bit(
      input logic clk, reset n,
      output logic [3:0] q
   logic [3:0] bin count = 0;
6.
   always ff@(posedge clk)
      if(reset n == 0)
         bin count <= 0;
10.
      else
         bin count <= bin count + 1;
12.
    assign q = (bin count >> 1) ^ bin count;
14.
15. endmodule
```


Notes

• Gray code after Frank Gray, is an ordering of the binary numeral system such that two successive values differ in only one bit:

```
0 0 0 0
  0 1 0 2 two successive values
 1 1 0 6 differ in only one bit
0 1 0 1 5
    0 0 4
 1 0 0 124
    0 113
1 1 1 1 15
1 1 1 0 14
 0 1 0 10
  0 1 1
1 0 0 1 5
1 0 0 0 8
```

[SystemVerilog] Source Code: gray_count_4bit.sv

fbeit
FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY
Prof. Dr. C. Jakob



SystemVerilog – A first set of coding guidelines

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h_da
Faculty of Electrical Engineering and Information Technology

fbeit

h_da - fbeit - FPGA-based SoC Design

A first set of coding guidelines

always_ff block always_ff@(poesdge ckl)

- When modeling sequential (clock synchronous) logic, use non-blocking assignments!
- When modeling combinational logic with an always_comb block, use blocking assignments.
- When modeling both sequential and combinational logic within the same always_ff block, use non-blocking assignments.
- Do not mix blocking and non-blocking assignments within a single always block.
- Do not make assignments to the same variable from more than one always block.
- If using SystemVerilog for RTL design, we use the SystemVerilog logic data type to declare all point-to-point nets, for all variables (logic driven by always blocks), for all input ports as well as for all output ports.

h_da
hochschule darmstadt
university of applied scienc