

FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h_da

Faculty of Electrical Engineering and Information Technology **fbeit**


Design Verification

Today's Agenda

Intended topics for today's session

- Introduction to SystemVerilog Basic Testbench Design
- Testbench based Functional Design Simulation using Intel Quartus Prime Lite, SystemVerilog HDL and Mentor ModelSim
- Live Demonstration





FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h_da
Faculty of Electrical Engineering and Information Technology
fbeit


Design Verification

Recommended Readings

Textbooks, Application Notes, White Papers ...

- Sutherland, S., "RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design", CreateSpace Independent Publishing Platform, 2017
- Spear, C., "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", Springer, 3rd edition, 2012.





Introduction to SystemVerilog – Part#5

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h_da

Faculty of Electrical Engineering and Information Technology

fbeit



h_da - fbeit - FPGA-based SoC Design

Basic Testbench Design using SystemVerilog HDL

Introduction to SystemVerilog

Timing control in SystemVerilog HDL testbenches

fbeit

h_da - fbeit - FPGA-based SoC Design

Include unit delay times using the # operator ...

```
1. #20 // Delay the execution of the respective block by 20ns...
2. #(10*CLK_PERIOD) // ...
```

SystemVerilog Testbench Design - Delay operator

Event control - Rising/Falling Signal Edges

```
1. @(posedge clk) // event control, wait for the rising edge of the clk
```

SystemVerilog Testbench Design - Event Control

Event control - Signal Levels ...

```
1. wait ((state == IDLE) && (start_sys == 1'b1)) // Level sensitive event // control ...
```

SystemVerilog Testbench Design - Event Control

fbeit

FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY

© Prof. Dr. C. Jakob



h_da - fbeit - FPGA-based SoC Design

Basic Testbench Design using SystemVerilog HDL

Introduction to SystemVerilog

Tasks

fbeit

h_da
hochschule darmstadt
university of applied sciences
Slide 6

h da – fbeit - FPGA-based SoC Design

Test Vector Generation

- Very often in testbenches, the same piece of code is repeated several times.
- This is often the case when different sets of inputs are applied.

```
// semicolon needed
  task SEND ACKNOWLEDGE;
                                   // begin-end necessary
      begin
        // Send an acknowledge
        tb ack = 1;
        @ (posedge tb local clock);
        # 1;
      tb ack = 0;
         @ (posedge tb local clock);
         # 1;
10.
                                   // begin-end necessary
      end
                                   // no semicolon
   endtask
```

SystemVerilog Task

fbeit



h_da - fbeit - FPGA-based SoC Design

Basic Testbench Design using SystemVerilog HDL

Introduction to SystemVerilog

Basic Testbench configuration using Intel Quartus Prime Lite and Mentor ModelSim

fbeit

h_da - fbeit - FPGA-based SoC Design

Basic Testbench Configuration

using Intel Quartus Prime Lite and Mentor ModelSim

Launching ModelSim from Quartus Prime

- Open the settings dialog box by clicking Assignment | Settings menu or by using the keyboard shortcut Ctrl+Shift+E
- 2. Select the **EDA Tool Settings | Simulation** option in the sidebar
- Enable testbench by selecting the option Compile testbench
- Click Testbenches... button to create testbenches
- 5. Click New button to create new testbench
- In the New Testbench Settings dialog, provide a name for the testbench
- 7. Specify the top-level module in your testbench file

- 8. Add the testbench file by clicking the File name ellipsis button
- 9. Click **Ok** to create a new testbench
- 10. Afterwards, click **Apply** in Settings dialog box
- 11. To launch ModelSim simulator, you have to first synthesize your design by clicking the Start Analysis & Synthesis icon or by using the Ctrl+K shortcut (Make sure that your design is set as the current top-level entity **Project | Set as Top-Level entity**)
- 12. After the Analysis & Synthesis process is successfully completed, launch the simulation by **Tools | Run Simulation |**RTL Simulation

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

© Prof. Dr. C. Jakob

fbeit

h_da - fbeit - FPGA-based SoC Design

Basic Testbench Design using SystemVerilog HDL

Introduction to SystemVerilog

■ Time Base Generation Core – Using an extended testbench concept for LED simulation purposes

fbeit

h_da - fbeit - FPGA-based SoC Design

SystemVerilog Testbench ...

```
1/2
   `timescale 1ns/1ps
   `define HALF CLOCK PERIOD
    define RESET PERIOD
                                200
    define SIM DURATION
                                50000
5.
  module time base generation tb();
     logic tb q;
    // ### clock generation process ...
     logic tb local clock = 0;
     initial
10.
11.
        begin: clock generation process
12.
         tb local clock = 0;
13.
           forever
14.
             # `HALF CLOCK PERIOD tb local clock = ~tb local clock;
15.
        end
16.
17. logic tb local reset n = 0;
```

[SystemVerilog] Source Code: time_base_generattion_v2_tb.sv

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY


© Prof. Dr. C. Jakob



h_da - fbeit - FPGA-based SoC Design

SystemVerilog Testbench ...

```
2/2
17. initial
18.
        begin: reset generation process
             $display ("Simulation starts ...");
19.
20.
             #`RESET PERIOD tb local reset n = 1'b1;
             #`SIM DURATION
21.
             $stop();
23.
         end
24.
    time_base_generator #(.CLK CYCLES(1025)) inst 0 (
26.
                            .clk(tb local clock),
27.
                            .reset n(tb local reset n),
28.
                            .q(tb q)
29.
    logic tb test led;
    always ff@ (posedge tb local clock)
32.
       if(tb local reset n == 1'b0)
33.
           tb test led <= 0;
34.
       else
35.
           if(tb q == 1) tb test led <= ~ tb test led;</pre>
    endmodule
```



h_da - fbeit - FPGA-based SoC Design

Basic Testbench Design using SystemVerilog HDL

Introduction to SystemVerilog

More useful testbench features ...

fbeit

h da – fbeit - FPGA-based SoC Design

4-bit Timer with Integrated Overflow Indicator

```
1/1
1. module count up 4bit co(
     input logic clk, input logic reset n,
    output logic [3:0] q,
     output logic q co
    always ff@(posedge clk)
   if(reset n == 1 b0)
          q <= 4'b0000;
       else
          q \le q + 1'b1;
10.
     logic reg tmp;
     always_ff@(posedge clk) =
13. if(reset n == 1'b0)
14.
          reg tmp <= 1'b0;
15.
       else
          reg tmp <= q[0];
16.
17.
18.
     assign q co = (q == 4'b0000) ? reg tmp : 1'b0;
19.
   endmodule
```



IMP

h_da - fbeit - FPGA-based SoC Design

Corresponding Testbench ...

```
1/2
  `timescale 1ns/1ps
   `define HALF CLOCK PERIOD 5
   `define RESET PERIOD
   define SIM DURATION
                        1000
5.
   module count up 4bit co v2 tb();
     · logic [3:0] tb q count; logic tb q co;
    logic tb local clock = 0;
     initial
10.
     begin: clock generation process
           tb local clock = 0;
11.
           forever #`HALF CLOCK PERIOD tb local clock = ~tb local clock;
13.
         end
14.
     logic tb local reset n = 0;
15.
      initial
16.
     begin: reset generation process
17.
    $display ("Simulation starts ...");
    #`RESET PERIOD tb local reset n = 1'b1;
18.
     #`SIM DURATION $stop();
19.
20.
      end
```


h_da - fbeit - FPGA-based SoC Design

Corresponding Testbench ...

```
2/2
21. count up 4bit co inst dut(.clk(tb local clock),
22.
                               .reset n(tb local reset n),
23.
                               .q(tb q count),
24.
                               .q co(tb q co));
25.
26. logic [3:0] overflow count = 0;
    string state string;
                                                              // ASCII string ...
28.
   always ff@ (posedge tb q co) begin
       $display("Overflow detected!\n");
30.
31.
       @ (posedge tb local clock); @ (posedge tb local clock); // Two clock delays ...
32.
      overflow count = overflow count + 1'b1;
33.
     case(overflow count)
34.
       4'b0000: state string = "Zero";
     4'b0001: state string = "One";
35.
36.
     4'b0010: state string = "Two";
37.
       4'b0011: state string = "Three";
38.
          4'b0100: state string = "Four";
39.
        endcase
40. end
41. endmodule
```

h_da - fbeit - FPGA-based SoC Design

4-bit Timer with Integrated Overflow Indicator



Notes

- A simple way to improve the readability of a timing diagram ...
- In the ModelSim waveform viewer, make sure that the ASCII string is also formatted as an ASCII string;-)

