

# FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h\_da

Faculty of Electrical Engineering and Information Technology

fbeit

# Introduction to SystemVerilog HDL design


#### Today's Agenda

Intended topics for today's session

- What is an HDL and how to learn it?
- Learning by example A first taste: A series of basic combinational and sequential SystemVerilog designs

#### **Appendix**

History of SystemVerilog



# FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h\_da

Faculty of Electrical Engineering and Information Technology


fbeit

# Introduction to SystemVerilog HDL design

#### **Objectives**

By the end of this lecture you will be able to ...

- understand the basic structure of a SystemVerilog module
- design simple combinational circuits in SystemVerilog



### FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h\_da

Faculty of Electrical Engineering and Information Technology


fbeit

# Introduction to SystemVerilog HDL design

#### Recommended Readings

Textbooks, Application Notes, White Papers ...

- Sutherland, S., "RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design", CreateSpace Independent Publishing Platform, 2017
- Spear, C., "SystemVerilog for Verification: A Guide to Learning the Testbench Language Features", Springer, 3rd edition, 2012.



# Introduction to SystemVerilog HDL – Part #1

International Master of Science in Electrical Engineering

#### Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt

h\_da

Faculty of Electrical Engineering and Information Technology

fbeit

h\_da - fbeit - FPGA-based SoC Design

#### What is an HDL?

- A Language to describe, simulate, and create hardware (popular examples are VHDL, Verilog or SystemVerilog).
- HDLs are an integral part of modern electronic design automation (EDA) systems.
- Despite similar syntax, an HDL cannot be used like typical programming languages
- Express the dimensions of timing and concurrency.
- At Register Transfer Level (RTL), an HDL design describes a hardware structure, not an algorithm.
- At behavioral level, HDL models describe only the behavior of the design with no implied structure.
- Something that you should keep in mind: "If you can't draw it, don't try to code it!"

h\_da - fbeit - FPGA-based SoC Design

#### How to learn an HDL ...

- Learning by doing.
- Learning from mistakes.
- Try to understand what and why something went wrong ... Otherwise nothing has been learned.
- Start designing simple designs, slowly add complexity.
- Start your design on paper ...



h\_da - fbeit - FPGA-based SoC Design

#### SystemVerilog at a glance ...

- SystemVerilog represents a unified hardware design, specification and verification language.
- It provides support for all Verilog constructs (Verilog-2005). In addition, it combines synthesizable constructs from Accelera's language Superlog and Verification constructs from Synopsys OpenVera.
- In general, the feature-set of SystemVerilog (IEEE standard 1800-2012) can be divided into two distinct sections:
  - 1. SystemVerilog for RTL design is an extension of Verilog-2005; all features of that language are available in SystemVerilog.
  - 2. SystemVerilog for verification uses extensive object-oriented programming techniques and is more closely related to Java than Verilog.



h\_da - fbeit - FPGA-based SoC Design

#### SystemVerilog at a glance ...

- It is important to understand that SystemVerilog is both a 'synthesis' and 'simulation/verification' language.
- A certain subset of the language is used for synthesizing a hardware description into dedicated set of logic gates and flip-flops.
- Another subset of the language provides features for simulation and verification purposes. These constructs can not be translated into equivalent hardware structures ...

h\_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 8


h\_da - fbeit - FPGA-based SoC Design

#### SystemVerilog at a glance ...


- Despite the fact that SystemVerilog syntactically looks like 'C', it is no software programming language.
- This leads to the point that certain construct can be easily misinterpreted.
- It is a good strategy to think of the hardware synthesized that each line of SystemVerilog code will produce.

h\_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 9

h\_da - fbeit - FPGA-based SoC Design



h\_da - fbeit - FPGA-based SoC Design






FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob




h\_da - fbeit - FPGA-based SoC Design

#### What is an HDL?



[SystemVerilog] Source Code Excerpt: sys\_proc.sv



#### fbeit

FACULTY OF ELECTRICAL ENGINEERIN
AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob


h\_da - fbeit - FPGA-based SoC Design

# The Module - The basic building block in SystemVerilog

The module is the basic unit of hierarchy in SystemVerilog.

Modules are used to provide the coarse-grained structure of a design.

Module name should match the file name. A file can however contain multiple sub-modules ...



- The module could implement a simple AND gate, a multiplexer or even something complex such as CPU. In addition, a
  module can be a single element or collection of lower level modules.
- Ports are used to interface the module with the outside. They are either inputs, outputs or bidirectional (tri-state logic).
- In conclusion, modules describe the boundaries of a design unit [module, endmodule], its inputs and outputs [ports] as well how it works [behavioral or RTL code).
- SystemVerilog is able to model a design at different levels of abstraction. A high level express little detail, low levels
  express much. Boundaries between levels are often not well defined.

fbeit

h\_da


HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES

Slide 13

h\_da - fbeit - FPGA-based SoC Design

#### The Module - The basic building block in SystemVerilog

Verilog designs consist of multiple interconnected modules.



fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob

h\_da - fbeit - FPGA-based SoC Design

#### The Module - The basic building block in SystemVerilog

```
Module name, must be identical
                   with the file name
                                                                1/1
   module [module name] (
      input
               [net type] [range] port identifier,
                                                                       Port or 10
                            [range] port identifier,
      inout
               [net type]
                            [range] port identifier
                                                                        section
      output [net type]
                  logic
                              [3:0]
      );
                                        q
6.
                     Implementation
                     section
   endmodule
```

[SystemVerilog] Source Code Snippet

#### Notes

- Port type input: The module receives data from the outside using input ports.
- Port type output: The module sends data to the outside using output ports.
- Port type inout: The module can either sends or receive data through inout ports.



HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 15

h\_da - fbeit - FPGA-based SoC Design

#### The Module – The basic building block in SystemVerilog

Port or IO

```
section
                                                            1/1
   module mux 2 4bit comb(
      input logic [3:0] d0, d1,
      input logic select,
      output logic [3:0] q
      );
      always comb
          if(select == 1)
            q = d1;
                                    Implementation
          else
                                    section
10.
             a = d0;
11. endmodule
```

[SystemVerilog] Source Code: mux\_2\_4bit\_comb.sv

h\_da - fbeit - FPGA-based SoC Design

### The Module – The basic building block in SystemVerilog


Module name, must be identical with the file name net typ: single bit module full adder ( input logic d0, d1, cin, output logic q, port name output logic cout continuous assignment. another way for describing combinational logic assign q  $= d0 ^d1 ^cin; sum$ **assign** cout = (d0 & d1) | (d0 & cin) | (d1 & cin);(do & d1) | (do ^ d1) & cin 10. endmodule logical expression [SystemVerilog] Source Code: full adder.sv

#### Notes

- SystemVerilog is case sensitive: cin and Cin are not the same
- No names start with numbers

This is a **graphical representation of** the design netlist after Analysis & Elaboration and netlist extraction, but before Quartus Prime synthesis and fitting optimizations. **This RTL netlist is not the final structure of the design**, because not all optimizations are included; instead it is the closest possible view to the original RTL design





RTL netlist



h da – fbeit - FPGA-based SoC Design


#### Structural and behavioral HDL descriptions

Structural description, describes the interconnect and usage of lower-level components

```
module add sub 4bit(
          input logic [3:0] d0, d1, input logic cin,
          output logic [3:0] q, output logic cout
          );
          function logic [4:0] add (input logic [3:0] a, b,
          input logic cin );
             logic :0] s; logic c; c = cin;
                        = 0; i < 4; i++) begin
                         a[i] ^ b[i] ^ c; c = (a[i] \& b[i]) | (a[i] \&
Module
                                                 |(c & c[i]);
             eı.
                                Behavioral description, describes
             adc
          endfunc
                                the algorithmic behavior of the
                                module rather than its structure
          always comb
              if (operation)
                  {cout, q} = adder(d0, \simd1, 1);
              else
                  \{\text{cout}, q\} = \text{adder}(d0, d1, 0);
    endmodule
```

h\_da - fbeit - FPGA-based SoC Design

#### The Module - The basic building block in SystemVerilog




A hierarchical design has a top level module and lower level ones. Lower level modules are instantiated within the higher level module. Lower level modules are connected together with wires.

fbeit

Slide 19

h\_da - fbeit - FPGA-based SoC Design

### Top-down and bottom-up design HDL descriptions



h\_da - fbeit - FPGA-based SoC Design

#### **Module Instantiation**

As stated before, more complex designs are built by integrating multiple modules in a hierarchical manner: Modules can be instantiated within other modules. The ports of theses instances are then connected with other signals in the parent module.

module is interconnected with signals in the top-level module

[SystemVerilog] Source Code: my\_design.sv

h da – fbeit - FPGA-based SoC Design

#### Module Instantiation

As stated before, more complex designs are built by integrating multiple modules in a hierarchical manner: Modules can be instantiated within other modules. The ports of theses **instances** are then connected with other signals in the parent module.

```
Name of the top-level/parent module
                                                               1/1
   module my design (
      input logic clk, input logic reset n,
      input logic data,
       . . .
                               name of the instance
      );
      module name inst name (port connections);
9.
                             name of the module to
10.
   endmodule
                             instantiate
```

[SystemVerilog] Source Code: my design.sv

#### Notes

We can instantiate previously designed modules or pre-defined gates (and, or, xor, nand, nor, xnor)

port connections describe how the instantiated module is interconnected with signals in the top-level module


h\_da - fbeit - FPGA-based SoC Design

# Module Instantiation – Using pre-defined Gates

As stated before, more complex designs are built by integrating multiple modules in a hierarchical manner: Modules can be **instantiated** within other modules. The ports of theses **instances** are then connected with other signals in the parent module.

```
1/1
   module mux 2 1 1bit(
      input logic a, b, sel,
      output logic q
                               intermediate wires used to
      );
                               interconnect the following logic gates.
      logic tmp 0, tmp 1, not sel;
      not gate 0 (not sel, sel);
      and gate 1(tmp 0, a, sel);
10.
      and gate 2(tmp 1, b, not sel);
11.
12.
      or gate 3(q, tmp 0, tmp 1);
13.
                         port order: output, input(s)
14. endmodule
```

[SystemVerilog] Source Code: mux\_2\_1\_1bit.sv



#### **Notes**

- All pre-defined gates (and, or, xor, nand, nor, xnor) have fixed port order: output, input(s).
- For self-developed modules, you can define the port order. More on that on a later point in time.

h da – fbeit - FPGA-based SoC Design

## Module Instantiation – Using pre-designed Modules

```
1/1
    module my and gate (
       input logic a, b, output logic q
       assign q = a & b;
    endmodule
[SystemVerilog] Source Code: my_and_gate.sv
                                                                 1/1
    module my top level design 0 (
       input logic d 0, d 1, output logic q 0
       my and gate inst 0 (d 0, d 1, q 0); \triangleleft
    endmodule
                            connection via port order
```

#### **Notes**

We can access the ports of the instantiated module by order or by name.

Module Instantiation

[SystemVerilog] Source Code: my top level design 0.sv

Prof. Dr. C. Jakob

fbeit

h\_da - fbeit - FPGA-based SoC Design

#### Module Instantiation – Using pre-designed Modules

```
1/1
    module my and gate (
       input logic a, b, output logic q
       assign q = a & b;
    endmodule
[SystemVerilog] Source Code: my_and_gate.sv
                                                              1/1
    module my top level design 1(
       input logic d 0, d 1, output logic q 0
       );
       my_and_gate inst_0(.q(q_0), .a(d_0), .b(d_1));
    endmodule
                          connection via port name
```

Notes

 We can access the ports of the instantiated module by order or by name.

Module Instantiation

[SystemVerilog] Source Code: my\_top\_level\_design\_1.sv

h\_da - fbeit - FPGA-based SoC Design

#### **Module Instantiation**

 More about interconnecting and parametrizing instantiated modules within the next lecture sessions.

h\_da - fbeit - FPGA-based SoC Design

# Describing Combinational Logic using SystemVerilog

Introduction to SystemVerilog

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY


Prof. Dr. C. Jakob



h da – fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog

There are two different ways to model combinational logic in SystemVerilog.




- Both are concurrent statements that may co-exist within a single module.
- In case you have a VHDL background:
  - Procedural blocks are the counterpart to processes in VHDL.
  - Continuous assignments are the SystemVerilog equivalents to signals in VHDL.

h\_da - fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog

```
1. module and_2_lbit(
2. input logic d0, d1,
3. output logic q
4. );
5.
6. // 2-input AND gate
7. assign q = d0 & d1;
8.* Continuous assignment
9. endmodule
```



[SystemVerilog] Source Code: and 2\_1bit.sv

#### Notes

- The above example shows a so called continuous assignments (assign). These constructs are intended for modelling combinational logic.
- A continuous assignment drives a net similar to how a gate drives a net. The expression on the right hand side can be thought of as a combinatorial circuit that drives the net continuously.

h\_da - fbeit - FPGA-based SoC Design

### Describing Combinational Logic using SystemVerilog

```
1. module and 2_1bit(
2. input logic d0, d1,
3. output logic q
4. );
5.
6. // 2-input AND gate
7. assign q = d0 & d1;
8.
9. endmodule

[SystemVerilog] Source Code: and 2_1bit.sv]


[SystemVerilog] Source Code: and 2_1bit.sv]
```

Continuous assignment statements execute when a variable on the RHS changes. When the change occurs, the LHS is updated immediately. This behaviour pretty much reflects the behaviour of a real physical logic gate

h da – fbeit - FPGA-based SoC Design

### Describing Combinational Logic using SystemVerilog

```
module mux 2 1 1bit(
     input logic a, b, sel,
     output logic q
     logic tmp 0, tmp 1, not sel;
     assign tmp 0 = a & sel;
     assign tmp 1 = b & (~sel);
     assign q = tmp 0 | tmp 1;
10.
11.
12. endmodule
```



[SystemVerilog] Source Code: mux 2 1 1bit.sv


#### Notes

- Multiple continuous assignments within a single module.
- All continuous assignment statements are evaluated **concurrently**, the order is of no interest.

h da – fbeit - FPGA-based SoC Design

### Describing Combinational Logic using SystemVerilog

```
1. module and_2_lbit(
2. input logic d0, d1,
3. output logic q
4. );
5.
6. // 2-input AND gate
7. always_comb
8. q = d0 & d1;
9.
10.endmodule
```



[SystemVerilog] Source Code: and 2\_1bit.sv


#### **Notes**

An alternative way to model combinational logic is to use the procedural always\_comb construct.

fbeit

h\_da - fbeit - FPGA-based SoC Design

### Describing Combinational Logic using SystemVerilog




#### **Notes**

- Procedural block: An alternative way to model combinational logic is to use the procedural always\_comb construct.
- The meaning of the blocking assignment operator will be discussed on a later stage of this lecture. It comes into play when multiple statements are grouped within a single always\_comb block.

h da – fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog

```
1/1
   module and 2 1bit (
      input logic d0, d1,
      output logic q
      );
5.
      // 2-input AND gate
                                      procedural block in
      always comb
                                      SystemVerilog with implicit
          q = d0 \& d1;
                                      sensitivity list.
10. endmodule
```




[SystemVerilog] Source Code: and 2 1bit.sv

#### **Notes**

The always comb implicitly creates a complete sensitivity list including all variables and nets that are read in the process (pretty much the same always as @\* construct in Verilog-2001).

h\_da - fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog



[SystemVerilog] Source Code: and 2 1bit.v

#### **Notes**

- Sensitivity list: If an input signal that is specified in the sensitivity list changes its state, all related outputs are re-evaluated.
- The Verilog-2001 standard introduced the use of commas "," to separate items in the sensitivity list.

h\_da - fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog

```
1. module and 2 lbit(
2. input wire d0, d1,
3. output wire q
4. );
5.
6. // 2-input AND gate
7. always@*
8. q = d0 & d1;
9.
10. endmodule

Verilog!

verilog!

verilog!

verilog!

verilog!

verilog!


verilog!

verilog with implicit sensitivity list.

procedural block in Verilog with implicit sensitivity list.

verilog!

verilog!
```



[SystemVerilog] Source Code: and 2\_1bit.v

#### **Notes**


- Missing items in the sensitivity list has been a critical issue in Verilog and often led to undesirable and erroneous behavior.
- Therefore, the Verilog 2001 standard a wildcard construct (\* asterisk) that is pretty much the same as the always\_comb statement in SystemVerilog.



**IMP** 

 $h_da - fbeit - FPGA-based SoC Design$ 

#### Describing Combinational Logic using SystemVerilog



[SystemVerilog] Source Code Snippet

#### Notes

- We use blocking assignments within an procedural always\_comb block to model the behavior of combinational logic gates.
- Blocking assignments evaluate the RHS of an expression and update the LHS immediately before any other instruction is executed.
- The order of statements within a procedural always comb block matters!








## Describing Combinational Logic using SystemVerilog

```
1/1
      always comb begin
          end
                                              Parallel, concurrent
5.
                                              execution
      always comb begin
          end
9.
```



[SystemVerilog] Source Code Snippet

#### Notes

- Logic gates operate in parallel: The number of always blocks in a single module is not limited and all blocks are executed concurrently, without any predefined order ...
- All statements inside the begin/end section of a procedural always comb statement executed sequentially.



Prof. Dr. C. Jakob



h\_da - fbeit - FPGA-based SoC Design

## Describing Combinational Logic using SystemVerilog

```
1. // ...
2. always_comb begin
3. a = ...
4. end
5.
6. always_comb begin
7. a = ...
8. end
9.
```

[SystemVerilog] Source Code Snippet


#### **Notes**

- Logic signals can only have a single driving source.
- Therefore, a variables on the LHS of a procedural block cannot be assigned within another procedural blocks.

Prof. Dr. C. Jakob

h da – fbeit - FPGA-based SoC Design

## Describing Combinational Logic using SystemVerilog




#### **Notes**

- SystemVerilog models concurrency with two basic constructs: Continuous assignments and procedural blocks.
- Both constructs can co-exist within a single module.

h\_da - fbeit - FPGA-based SoC Design

#### Describing Combinational Logic using SystemVerilog

[SystemVerilog] Source Code: mux\_2\_1\_1bit.sv



h\_da - fbeit - FPGA-based SoC Design

#### Conclusion so far ...

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### Conclusion so far ...

- There are two different ways to model combinational logic in SystemVerilog:
  - Procedural blocks: always\_comb statements
  - Continuous assignments: assign statements
- Both constructs can co-exists in a single module.
- They are so called concurrent statements which means that they are executed in parallel and might operate independently of each other.
- In case of continuous assignments, the RHS expression is continuously evaluated as a function of arbitrarily-changing inputs. The target of a continuous assignment is always a net driven by combinational logic.
- A procedural always\_comb block using blocking assignments allows to model the behaviour of combinational logic in a sequential, algorithmic way using constructs such as if, else, while and case statements.

h\_da - fbeit - FPGA-based SoC Design

# More about Describing Combinational Logic using SystemVerilog ...

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

## Describing Combinational Logic using SystemVerilog

 All of the following examples can be either implemented using procedural blocks or continuous assignments.

assign

h\_da - fbeit - FPGA-based SoC Design

# Bitwise Operators in SystemVerilog

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### Bitwise Operators in SystemVerilog

```
1. module xor_2_1bit(
2. input logic d0, d1,
3. output logic q
4. );
5.
6. // 2-input XOR gate
7. assign q = d0 ^ d1;
8.
9. endmodule
```

d0 q
d1 RTL netlist

[SystemVerilog] Source Code: xor\_2\_1bit.sv

#### Notes

•	Bit-wise AND:	&
•	Bit-wise OR:	
•	Bit-wise XOR:	٨
•	Bit-wise NOT:	~
•	Bit-wise NAND:	~&
•	Bit-wise NOR:	~
•	Bit-wise XNOR:	~^


#### fbeit



h da – fbeit - FPGA-based SoC Design

#### Bitwise Operators in SystemVerilog

```
1. module and 2 4bit(
2. input logic [3:0] d0, d1,
3. output logic [3:0] q
4. );
5. Four bit wide vector, Little-Endian
6. // four 2-input AND gates
7. assign q = d0 & d1;
8.
9. endmodule
```



[SystemVerilog] Source Code: and\_2\_4bit.sv

#### Notes

- Bitwise operators operate on either scalars (single bit inputs) or vectors (multiple bit inputs).
- Little-Endian: The value of bit '0' is stored at the vector location with index '0' location








h\_da - fbeit - FPGA-based SoC Design

#### Bitwise Operators in SystemVerilog

```
1. module and 2 4bit(
2. input logic [3:0] d0, d1,
3. output logic [3:0] q
4. );
6. // four 2-input AND gates
7. always_comb
8. q = d0 & d1;
9. endmodule
bit-by-bit operation
on two inputs
```



[SystemVerilog] Source Code: and\_2\_4bit.sv

#### Notes

Bitwise operators operate on either scalars (single bit inputs) or vectors (multiple bit inputs).


h da – fbeit - FPGA-based SoC Design

#### **IMP**

#### Bitwise Operators in SystemVerilog

```
1. module or_2_4bit(
2.     input logic [3:0] d0, input logic [1:0] d1,
3.     output logic [3:0] q
4.     );
5.
6.     // four 2-input XOR gates
7.     assign q = d0 ^ d1;
8.
9. endmodule
```

Only the lower two bits are **XORed**, the upper two ones are directly forwarded to



[SystemVerilog] Source Code: or\_2\_4bit.sv

#### Notes

It is not strictly necessary that both inputs have the same length: If one input is not as long as the other, it will automatically be left-extended with zeros to match the length of the other input.


h\_da - fbeit - FPGA-based SoC Design

# Bitwise Operators in SystemVerilog

# 1. module nor\_2\_4bit( 2. input logic [3:0] d0, d1, 3. output logic [3:0] q 4. ); 5. 6. // four 2-input NOR gates 7. assign q = ~(d0 | d1); 8. 9. endmodule

[SystemVerilog] Source Code: nor\_2\_4bit.sv

#### **NOR**



RTL netlist



h\_da - fbeit - FPGA-based SoC Design

# Relational Operators in SystemVerilog

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### Relational Operators in SystemVerilog

```
1/1
1. // greater than ...
2. q = d0 > d1;
   // greather than or equal to ...
5. q = d0 >= d1;
7. // less than ...
8. q = d0 < d1;
10.// less than or equal to ...
11.q = d0 \le d1;
12.
13. // equal to ...
14.q = d0 == d1;
15.
                               Relational operators evaluate to a 1-bit
16. // not equal to
                                   value, representing true and false
17.q = d0 != d1;
                                                    respectively.
```

Relational operators are used to compare the value of two different variables in SystemVerilog.

[SystemVerilog] Source Code Snippet

fbeit



h\_da - fbeit - FPGA-based SoC Design

## Logical Operators in SystemVerilog

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

# **IMP**

#### Logical Operators in SystemVerilog


```
1. module logical_and_2_4bit(
2. input logic [3:0] d0, d1,
3. output logic q
4. );
5.
6. assign q = (d0 && d1);
7.
8. endmodule
```

[SystemVerilog] Source Code: logical\_and\_2\_4bit.sv

#### Notes

- Logical operators evaluate to a 1-bit value.
- All operands not equal to zero are equivalent to one.
- SystemVerilog Logical Operators:

Logical AND: && Logical OR: || Logical NOT: !








h\_da - fbeit - FPGA-based SoC Design

#### Logical Operators in SystemVerilog

```
1. module sys_proc(
2. input logic [3:0] d0, d1,
3. output logic q
4. );
5.
6. assign q = (d0 >= d1) && (d1 != 0);
7.
8. endmodule
```



[SystemVerilog] Source Code: sys\_proc.sv

#### Notes

• Rather than using these operators to model gates we use them to **combine relational operators**.

fbeit

h\_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCE
Slide 5

h\_da - fbeit - FPGA-based SoC Design

# Multiplexers in SystemVerilog

Introduction to SystemVerilog


fbeit



h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - Conditional assignment

```
1. module mux_2_4bit(
2.    input logic [3:0] d0, d1, input logic select,
3.    output logic [3:0] q
4.    );
5.
6.    assign q = (select == 1) ? d1 : d0;
7.
8. endmodule
```




[SystemVerilog] Source Code: mux 2 4bit.sv

#### Notes

- The ? expression is also called a **ternary operator** because it operates on three inputs: select, d0 and d1.
- For more complex structures including several sequentially placed multiplexers, use the always\_comb construct in conjunction with if-else or case statements ...

h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - Conditional assignment



fbeit


h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - Conditional assignment

```
Two input mux with 2-bit select signal ...

1. module multistage_mux_2_4bit(
2. input logic [3:0] d0, d1, input logic [1:0] select,
3. output logic [3:0] q
4. );
5.
6. assign q = (select == 2'b00) ? d0 : (select == 2'b01) ? d1 : (select == 2'b10) ? ~d0 : ~d1;
7.
8. endmodule
```

[SystemVerilog] Source Code: multistage\_mux\_2\_4bit.sv



h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - Conditional assignment

#### **Notes**

The same module as before, however now reformatted 2'h0 B[1..0] to improve the readability. Equal1 q~[11..8] OUT select[1..0] 2'h1 B[1..0] q[3..0] Equal2 OUT 2'h2 B[1..0] q~[3..0] q~[7..4] d1[3..0] d0[3..0]

RTL netlist

Equal0

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY


Prof. Dr. C. Jakob

Slide 61

h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - always\_comb

```
1. module mux_2_4bit_comb(
2.    input logic [3:0] d0, d1, input logic select,
3.    output logic [3:0] q
4.    );
5.    always_comb
6.    if(select == 1'b1)
7.         q = d1;
8.    else
9.         q = d0;
10. endmodule
```



[SystemVerilog] Source Code: mux\_2\_4bit\_comb.sv

#### Notes

The same as before, but now using a procedural always\_comb block in conjunction with an if-else statement.

h\_da - fbeit - FPGA-based SoC Design

#### Multiplexers - always\_comb

```
1/1
   module multistage mux 2 4bit comb (
      input logic [3:0] d0, d1, input logic [1:0] select,
      output logic [3:0] q
                                               2-bit select signal
      );
      always comb
         if(select == 2'b00)
            q = d0;
      else if(select == 2'b01)
10.
            q = d1;
     else if(select == 2'b10)
        a = \sim d0;
13.
      else
14.
            a = \sim d1;
15. endmodule
```

[SystemVerilog] Source Code: multistage\_mux\_2\_4bit\_comb.sv

#### Notes

■ The same as before (multistage mux 2 4bit.sv), but now with a if/else-if statement within the always\_comb block.

#### fbeit


h\_da

HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES

Slide 63

h\_da - fbeit - FPGA-based SoC Design

## Multiplexers - always\_comb



#### Notes

The synthesized netlist is the same as before ...

h\_da - fbeit - FPGA-based SoC Design

# Comparators in SystemVerilog

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### **Comparators - Conditional assignment**

```
1. module comp_gt_4bit(
2.    input logic [3:0] d0, d1,
3.    output logic q
4.    );
5.
6.    assign q = (d0 > d1) ? 1'b1 : 1'b0;
7.
8. endmodule
```

```
\begin{array}{c|c}
& 1'h0 \text{ CIN} & LessThan0 \\
d1[3..0] & & OUT & OUT \\
d0[3..0] & & B[3..0] & & \\
& RTL \text{ netlist} & & \\
\end{array}
```

[SystemVerilog] Source Code: comp\_gt\_4bit.sv

#### Notes

- Output q is set to one if the input vector d0 is larger than d1
- All other relational operators are possible as well:

a greater than b	a > b
a greater than or equal to	a >= b
a less than b	a < b
a less than or equal to b	a <= b

Here, we use a conditional assignment to implement a greater-than comparator

h\_da - fbeit - FPGA-based SoC Design

## Nested if-else statements might lead to priority logic ...

Introduction to SystemVerilog

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### **Encoder** – nested if statements

```
1/1
   module encoder 6 4 bit (
      input logic [3:0] d0, d1, d2, d3, d4, d5,
      input logic [2:0] select, output logic [3:0] q
      );
      always comb
         if(select == 3'd0)
            a = d0;
         else if(select == 3'd1)
            q = d1;
10.
         else if(select == 3'd2)
11.
            q = d2;
      else if(select == 3'd3)
13.
            q = d3;
         else if(select == 3'd4)
14.
15.
            a = d4;
16.
         else
17.
            a = d5;
18. endmodule
```

[SystemVerilog] Source Code: encoder\_6\_4\_bit.sv

#### fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob


#### Notes

- Consider the example of an encoder implemented using a set of nested if-statements.
- The task of the encoder is to compress multiple binary inputs into a smaller number of outputs.
- In the present example, we've got a 6-to-1 selection.
- The drawback of using nested if-statements becomes visible by observing the synthesis netlist generated.



h\_da - fbeit - FPGA-based SoC Design

#### **Encoder – nested if statements**



#### Notes

- Nested if-statements might lead to priority logic, which adds both extra logic gates and longer timing paths to the logic.
- The cascaded logic affects the performance of the circuit due to an increase of area and delay. Observe the path of input d5 to the output q: It passes five logic stages (muxes) while input d0 only traverses a single one ...


#### fbeit



h\_da - fbeit - FPGA-based SoC Design

#### **Encoder – case statements**

```
1/1
   module encoder 6 4 bit case (
      input logic [3:0] d0, d1, d2, d3, d4, d5,
      input logic [2:0] select, output logic [3:0] q
      always comb
         case(select)
            0: q = d0;
            1: q = d1;
            2: q = d2;
10.
            3: q = d3;
            4: q = d4;
            default:
13.
               q = d5;
14.
         endcase
    endmodule
```



[SystemVerilog] Source Code: encoder\_5\_4\_bit\_case.sv

#### **Notes**


If the use-case or application doesn't require an explicit priority scheme, it is possible to replace the nested if-statements by a case statement based implementation. All cases are now matched in parallel.

h\_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 70

h da – fbeit - FPGA-based SoC Design

#### Multiplexers - always\_comb

```
1/1
   module multistage mux 2 4bit comb (
      input logic [3:0] d0, d1, input logic [1:0] select,
      output logic [3:0] q
      );
5.
      always comb
          case (select)
             0: q = d0;
             1: q = d1;
             2: q = \sim d0;
10.
             3: q = \sim d1;
         endcase
13.
    endmodule
```



[SystemVerilog] Source Code: multistage\_mux\_2\_4bit\_comb.sv

#### Notes

The same as before, but now using an case statement instead of nested if-statements. The synthesized netlist is different right now, the functionality is however still the same as before ...

#### fbeit

Slide 71

h\_da - fbeit - FPGA-based SoC Design

#### Selecting arithmetic operations

```
1/1
   module multistage mux 4 4bit comb (
      input logic [3:0] d0, d1, input logic [2:0] select,
      output logic [3:0] q 0, q 1
      );
      always comb
          case (select)
              0: begin q 0 = d0; q 1 = d1; end \leftarrow
                                                                       simple branch
             1: begin
                 q 0 = d0 + d1;
                                               group multiple statements with begin/end
                 q 1 = d0 - d1;
10.
11.
              end
                                                                           match multiple select values
         2,3,4: begin q 0 = \sim d1; q 1 = \sim d0; end \leftarrow
13.
       default: begin
14.
                 q 0 = 4'b0000;
15.
                 q 1 = 4'b0000;
16.
              end
                               default outputs for all other select values
17.
         endcase
18. endmodule
```

[SystemVerilog] Source Code: multistage\_mux\_4\_4bit\_comb.sv

fbeit



h\_da - fbeit - FPGA-based SoC Design

#### Select arithmetic operations


```
1. module op2_sel(
2.    input logic [3:0] d0, d1, input logic sel,
3.    output logic [3:0] q
4.    );
5.
6.    always_comb
7.    if(sel)
8.         q = d0 + d1;
9.    else
10.         q = d0 - d1;
11.
12. endmodule
```

#### **Notes**

?

- Both operations are computed in parallel.
- A multiplexer is used to select the sum or the difference computed.

[SystemVerilog] Source Code: op2\_sel.sv




#### fbeit

h\_da - fbeit - FPGA-based SoC Design

#### Select arithmetic operations

```
1/1
   module op3 sel(
      input logic [3:0] d0, d1, input logic [1:0] sel,
      output logic [3:0] q
      );
5.
      always comb
         if(sel == 2'b00)
            q = d0 + d1;
         else if(sel == 2'b01)
10.
            q = d0 - d1;
         else
            q = d0 \& d1;
13.
   endmodule
```



[SystemVerilog] Source Code: op3\_sel.sv

#### **Notes**

 Again, all three operations are computed in parallel. Two (cascaded) multiplexers implement priority, i.e. the all zero state for sel is prioritized over non-zero states.

#### fbeit


h\_da - fbeit - FPGA-based SoC Design

#### Select arithmetic operations


[SystemVerilog] Source Code: op3\_sel\_case.sv

#### **Notes**

All operations are computed in parallel without any priority logic implemented.



fbeit



# **Appendix**

International Master of Science in Electrical Engineering

#### Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h\_da
Faculty of Electrical Engineering and Information Technology
fbeit

h\_da - fbeit - FPGA-based SoC Design

#### History of SystemVerilog

- Verilog was developed by Gateway Design Automation as a proprietary language for logic simulation (Verilog-XL simulator) in 1984. The term Verilog is made-up of the two words "verification" and "logic".
- Gateway Design Automation was acquired by Cadence Design Systems in 1989.
- Verilog became an open standard in 1990 when Cadence Design Systems released Verilog to the public domain. The administration of the language was assigned to the Open Verilog International (OVI) organization which was founded in the same year. OVI had the task of taking the language through the IEEE standardization process.
- In 1995, Verilog was adopted as an IEEE standard (IEEE standard 1364-1995, also denoted as Verilog-95).
- A significantly revised version of Verilog-95 became an IEEE standard in 2001 (IEEE standard 1364-2001, also known as Verilog-2001).



h\_da - fbeit - FPGA-based SoC Design

#### History of SystemVerilog contd.

- The Accellera Systems Initiative was founded in 2000 through the unification of Open Verilog International and VHDL International. Accellera was established as an independent, non-profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards.
- In the early 2000s, Accellera started to develop SystemVerilog as an extension of the Verilog IEEE 1364-2001 standard.
- In 2005, SystemVerilog was adopted as an IEEE standard (1800-2005).
- In the same year, a (slightly) modified and extended Version of Verilog-2001 became an IEEE Standard (IEEE 1364-2005).
- In 2009, the SystemVerilog standard (IEEE 1800-2005) was merged with the base Verilog (IEEE 1364-2005) standard, forming IEEE Standard 1800-2009.
- The current version is IEEE standard 1800-2012.

