FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt
h_da
Faculty of Electrical Engineering and Information Technology
fbeit



FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt **h_da**Faculty of Electrical Engineering and Information Technology **fbeit**

Synchronous time base generation

Today's Agenda

Intended topics for today's session

 SystemVerilog for Design: An introduction to synchronous time base generation



FPGA-based SoC Design

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt **h_da**Faculty of Electrical Engineering and Information Technology **fbeit**

Synchronous time base generation

Objectives

By the end of this lecture you will be able to

 implement SystemVerilog designs with custom and application specific time bases.



Synchronous Time Base Generation

International Master of Science in Electrical Engineering

Prof. Dr. C. Jakob

University of Applied Sciences Darmstadt


h_da

Faculty of Electrical Engineering and Information Technology

fbeit

h_da - fbeit - FPGA-based SoC Design

Synchronous time base generation: Ensure that a dedicated functionality is executed in periodic and equidistant time periods.



• Review: How do we do that using a μ C?

h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme ...

Introduction to SystemVerilog

- Ensure that a dedicated functionality is executed in equidistant time periods.
- Consider an FPGA as the implementation platform of interest.

fbeit

h_da - fbeit - FPGA-based SoC Design

A first attempt ...

```
module blinking led v1 (
      input logic clk,
                              // 50MHz oscillator
      input logic reset n,
                              // active low reset
      output logic q
      );
      // application process ...
      always_ff@(posedge clk)
           if(reset n == 0)
10.
               a <= 0;
11.
          else
               q <= ~q;
   endmodule
```

[SystemVerilog] Source Code: blinking_led_v1.sv



 LED Blink frequency? – 25MHz ... way too fast to be detectable by the human eye ...

h_da - fbeit - FPGA-based SoC Design

The central question is how to generate application specific frequencies ...

Introduction to SystemVerilog

- Use Case #1: The FPGA operates at a (main) clock of 50MHz but how can we blink an LED with just 5Hz?
- Use Case #2: The FPGA operates at a (main) clock of 50MHz but how can we operate a FPGA internal I2C controller at 100kHz/400kHz?

fbeit

h_da - fbeit - FPGA-based SoC Design

A second attempt: Consider again the LED example ...

Introduction to SystemVerilog


- 50MHz on-board oscillator
- LED connected to general purpose FPGA I/O pin. Let's create a toggle frequency that is detectable by the human eye ...

fbeit

h_da - fbeit - FPGA-based SoC Design

A second attempt ... however a pretty bad approach

```
module blinking led v2 (
     input logic clk, input logic reset n,
     output logic q led
     // time base generation ...
     logic [22:0] time base = 0;
     always ff@(posedge clk)
         if(reset n == 0)
             time base <= 0;
10.
        else
11.
             time base <= time base + 1;
12.
13.
     logic local clk; assign local clk = &time base;
     // application process ...
14.
     always ff@(posedge local clk)
15.
        if(reset n == 0)
16.
                                       here, we create a new
17.
             a <= 0;
                                             clock signal ...
18.
        else
19.
             a <= ~a;
    endmodule
```



In conclusion: Never use such an approach! In this example, we use the overflow of counter as a new clock signal. This might lead to clock skew and thus to severe timing problems ...



h_da - fbeit - FPGA-based SoC Design

Another 'more useful' attempt ...

Introduction to SystemVerilog

- 50MHz on-board oscillator
- LED connected to general purpose FPGA I/O pin


fbeit

h_da - fbeit - FPGA-based SoC Design

Another 'more useful' attempt ...

```
1. module blinking led right approach v2 (
     input logic clk, input logic reset n,
     output logic q led
     // time base generation ...
     logic [22:0] time base = 0; 23 bit counter
     always ff@(posedge clk)
         if(reset n == 0)
             time base <= 0;
10.
        else
             time base <= time base + 1;
11.
12.
     logic enable; assign enable = &time base;
     // application process ...
14.
     always ff@(posedge clk)
                                       here, we create a clock-
        if(reset n == 0)
16.
                                          synchronous enable
17.
             q <= 0;
                                                   signal ...
18.
     else if(enable)
             a <= ~a;
19.
20. endmodule
```

[SystemVerilog] Source Code: blinking_led_right_approach_v2.sv



- The output of the time base generator is high for single clock period and remains low for another 2^{N-1}T_{clk} − 1 clock cycles.
- The application process is only active if this signal is high!
- It therefore acts as a clock synchronous prescaler for the following application process




h_da - fbeit - FPGA-based SoC Design

Another 'more useful' attempt ...


Tclk = 1/ f 1/ 50MHz 20 ns

Example: 23-bit time base counter, operating at 50MHz

Overflow period: 2²² x 20ns = 0,08388608s



■ Resulting LED toggle frequency: $T_{LED}^{-1} = \sim 6 \text{ Hz}$



 $2^{(N-1)}$ * Tclk = $2^{(23-1)}$ * 20ns = ~83ms

Introduction to SystemVerilog h_da - fbeit - FPGA-based SoC Design
Design Reuse - Let's put the time base generation process into a separate module
Introduction to SystemVerilog
The intention is to reuse the time base generation process in various designs and to configure it with an application specific setting

h_da - fbeit - FPGA-based SoC Design

A simple synchronous time base generation module contd.

```
module time base gen # (parameter L = 23) (
     input logic clk, input logic reset n,
     output logic q
     // time base generation ...
     logic [L-1:0] time base = 0;
                                     [22:07
     always ff@(posedge clk)
        if(reset n == 0)
             time base <= 0;
10.
        else
             time base <= time base + 1;
11.
12.
13.
     assign q = &time base;
14.
    endmodule
```

[SystemVerilog] Source Code: time_base_gen.sv

- A more general approach using a parameter statement to specify the counter bit-width
- The parameter value can be overwritten at compile time

h_da - fbeit - FPGA-based SoC Design

Something in between - Module Instances and Hierarchy ...

Introduction to SystemVerilog

h_da - fbeit - FPGA-based SoC Design

Module Instances and Hierarchy

Complex designs are partitioned into smaller blocks that are connected together.

Each sub-block is represented as a module.

h da – fbeit - FPGA-based SoC Design

Syntax of a **Module Instance**

[SystemVerilog] Source Code Excerpt: Module Instantiation

- A module instance is a reference to the name of a module.
- It is optional to define parameter values. Using parameters to make modules configurable is discussed in the next section.
- The module instance name is required, and must be a unique identifier within the context of the module.
- Inside the following parenthesis, the port to signal connections are specified

h_da - fbeit - FPGA-based SoC Design

Module Instantiation

SystemVerilog provides two ways to define the connections to the signals of the instantiating module: by port order, or by port name.



h_da - fbeit - FPGA-based SoC Design

Module Instantiation – Port Order Connections

```
1. module simple_pwm_8bit (
2.    input logic clk, input logic reset_n,
3.    input logic [7:0] duty_cycle,
4.    output logic pwm
5.    );
6.
7.    logic [7:0] count; // intermediate wire
8.
9.    counter_8bit pwm_counter(clk, reset_n, count);
10.    comparator_8bit pwm_comp(duty_cycle, count, pwm);
11.
12. endmodule
```

[SystemVerilog] Source Code: simple_pwm_8bit.sv

Notes:

 Connections between modules are implicit through the use of i/o port signal names such as clk, reset_n or pwm ...

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob

[SystemVerilog] Source Code: counter_8bit.sv

```
1. module comparator_8bit (
2. input logic [7:0] a, b, output logic q
3. );
4. assign q = (a > b) ? 0 : 1;
5. endmodule
```

[SystemVerilog] Source Code: comparator_8bit.sv



h_da - fbeit - FPGA-based SoC Design

Module Instantiation – Port Order Connections

- Port order connections are error prone.
- A simple coding mistake of listing a connection in the wrong order can result in design bugs that are difficult to debug ...
- SystemVerilog provides two ways to define the connections to the signals of the instantiating module: by port order, or by port name.

h_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 21

h_da - fbeit - FPGA-based SoC Design

Module Instantiation - Named Port Connections

```
module simple pwm 8bit (
     input logic clk, input logic reset n,
     input logic [7:0] duty cycle,
     output logic pwm
     );
     logic [7:0] count; // intermediate wire
8.
     counter 8bit pwm counter(.clk(clk),
10.
                                .reset n(reset n)
11.
                                .q(count)
12.
13.
14.
15. endmodule
```

[SystemVerilog] Source Code: simple_pwm_8bit.sv

Explicit named connection: Named port connections associate a port name with a local signal name connected to that port.

h_da - fbeit - FPGA-based SoC Design

Module Instantiation - Named Port Connections

- Named port connections can be listed in any order.
- Unused ports can be explicitly listed, but with no local signal name in the parentheses ...
- The code is self-documenting.
- In conclusion: Use named port connections for all module instances.

h_da
HOCHSCHULE DARMSTADT
UNIVERSITY OF APPLIED SCIENCES
Slide 23

h_da - fbeit - FPGA-based SoC Design

Module Instantiation - Named Port Connections - Disadvantage

```
module simple pwm 8bit (
     input logic clk, input logic reset n,
     input logic [7:0] duty cycle,
     output logic pwm
     );
     logic [7:0] count; // intermediate wire
8.
     counter 8bit pwm counter(.clk(clk),
10.
                                .reset n(reset n)
11.
                                .q(count)
12.
13.
14.
15. endmodule
```

Disadvantage: Named port connections are verbose, and can require considerable replication of names.

[SystemVerilog] Source Code: simple_pwm_8bit.sv

h_da - fbeit - FPGA-based SoC Design

Module Instantiation - Named Port Connections - Shortcut

```
module simple pwm 8bit (
     input logic clk, input logic reset n,
     input logic [7:0] duty cycle,
     output logic pwm
     );
     logic [7:0] count; // intermediate wire
8.
     counter 8bit pwm counter(.clk,
10.
                                .reset n,
11.
                                .q(count)
12.
13.
14.
15. endmodule
```

Dot-name shortcuts: Eliminates the need to type the same name twice to connect a net to a port.

[SystemVerilog] Source Code: simple_pwm_8bit.sv

Introduction to SystemVerilog h_da - fbeit - FPGA-based SoC Design

Design Reuse - Instantiating the previously designed Time-Base module ...

Introduction to SystemVerilog

■ How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #1.


fbeit

h_da - fbeit - FPGA-based SoC Design

Instantiating a generic module in SystemVerilog ...

```
module blinking led v3 (
     input logic clk, input logic reset n,
     output logic q
     // time base generation ...
     logic enable;
     time base gen \#(23) inst 0 (.clk,
                                  .reset n,
                                  .q(enable));
     // application process ...
10.
     always ff@(posedge clk)
12.
        if(reset n == 0)
13.
             q <= 0;
     else if(enable)
14.
15.
             a <= ~a;
16.
    endmodule
```

[SystemVerilog] Source Code: blinking_led_v3.sv



 How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #1.

LED Blink frequency?

~6Hz

Introduction to SystemVerilog h_da - fbeit - FPGA-based SoC Design

Design Reuse - Instantiating the previously designed Time-Base module ...

Introduction to SystemVerilog


■ How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #2.

h_da - fbeit - FPGA-based SoC Design

Instantiating a generic module in SystemVerilog ...

```
module blinking led v4 (
     input logic clk, input logic reset n,
     output logic q
     // time base generation ...
     logic enable;
     time base gen \#(.L(23)) inst 0 (.clk,
                                       .reset n,
                                       .q(enable));
     // application process ...
10.
     always ff@(posedge clk)
12.
        if(reset n == 0)
13.
             q <= 0;
     else if(enable)
14.
15.
             a <= ~a;
16.
    endmodule
```

[SystemVerilog] Source Code: blinking_led_v4.sv



- LED Blink frequency?
- How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #2.
- This approach is especially useful if multiple parameters must be defined ...



FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY Prof. Dr. C. Jakob



Introduction to SystemVerilog h_da - fbeit - FPGA-based SoC Design

Design Reuse - Instantiating the previously designed Time-Base module ...


Introduction to SystemVerilog

■ How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #3.

h_da - fbeit - FPGA-based SoC Design

Instantiating a generic module in SystemVerilog ...

```
module blinking led v5 (
     input logic clk, input logic reset n,
     output logic q
     // time base generation ...
     logic enable;
     time base gen inst 0
                           (.clk,
                            .reset n,
                            .q(enable));
     defparam inst 0.L = 23;
11.
     // application process ...
     always ff@(posedge clk)
14.
        if(reset n == 0)
15.
             q <= 0;
16.
      else if(enable)
17.
             a <= ~a;
18.
    endmodule
```



- LED Blink frequency?
- How to parameterize a module in SystemVerilog or many ways lead to Rome: Solution #3.

[SystemVerilog] Source Code: blinking_led_v5.sv

h_da - fbeit - FPGA-based SoC Design

Instantiating a generic module in SystemVerilog ...

- The parameter statement is used in the context of the module description.
- Whereas the defparam statement is used in the context of the module instantiation.

h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme ...

Introduction to SystemVerilog

fbeit

FACULTY OF ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob



h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme ...

```
module time base gen \# (parameter L = 23) (
     input logic clk, input logic reset n,
     output logic q
     // time base generation ...
     logic [L-1:0] time base = 0;
     always ff@(posedge clk)
        if(reset n == 0)
             time base <= 0;
10.
        else
11.
             time base <= time base + 1;
12.
13.
     assign q = &time base;
14.
    endmodule
```

[SystemVerilog] Source Code: time_base_gen.sv

- The code shows the previously developed time base generation scheme.
- What are the disadvantages associated with that approach?
- Review Question:

Tovf = $2^{(N-1)}$ * Tclk

- a) How does the overflow period changes when increasing or decreasing the counter size by a single bit.
- h) How does the enable frequency changes when increasing or decreasing the counter size by a single bit.

enable frequency = 1 / Tovf

h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme ...

- How does the overflow period changes when increasing or decreasing the counter size by a single bit? We assume a fixed clock frequency of 50MHz.
 - Time base counter width of 23 bits: Overflow period of 2^{23} x 20ns = 0,16777216s, which again results in a frequency of 5,960Hz.
 - Time base counter width of 22 bits: Overflow period of 2²² x 20ns = 0,0838861s, which again results in a frequency of 11,921Hz.
 - Time base counter width of 24 bits: Overflow period of 2²⁴ x 20ns = 0,3355442s, which again results in a frequency of 2,980Hz.
- The overflow based time base generation scheme has the disadvantage of a coarse-grained frequency resolution.
- How to generate a frequency of exactly 10Hz without changing the operating frequency of 50MHz?
 Decide size of time base counter



fbeit



h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme ...

- The range of possible application frequencies can be drastically increased by replacing the regular counter by a modulo based counting scheme ...
 - A 10Hz frequency results in period of 100ms, which is again equivalent to 100ms/20ns = 5.000.000 50Mhz clock periods.
 - Therefore, by setting the module counter to 5.000.000 cycles, we precisely synthesize a frequency of 10Hz ...
- How to easily determine the required counter width for a given counting value?
 - Use the binary logarithm (log2 n) = (log10 n/log10 2)
 - Always round the result towards +infinity ...
 - log2(5.000.000) = 22,25349 ...
 - So, we obviously need a 23-bit wide counter ...

f = 10HzT = 100ms

modulo counter: 100ms/20ns = 5MHz cycles

Select counter:

log2(5MHz) = 22.25349

23bit wide counter




FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY Prof. Dr. C. Jakob



h_da - fbeit - FPGA-based SoC Design

A more sophisticated time base generation scheme



[SystemVerilog] Source Code: time_base_gen.sv

9 = & time-base

- modulo-N counter structure. The modulo N-value is provided as a module parameter
- The counter bit-width is derived using the Verilog \$clog2 system function (binary logarithm).

We are specifying the counting interval, not the bit-width of the counter ...

Slide 37

fbeit

16.

FACULTY OF ELECTRICAL ENGINEERIN AND INFORMATION TECHNOLOGY

Prof. Dr. C. Jakob

endmodule