

**Ramaiah Institute of Technology**  
**(Autonomous Institute, Affiliated to VTU)**

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**  
**CS45**

**Term: Jan to May 2019**  
**Course Code:**

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

<b>Name: Vaishnavi D.Jadhav</b>	<b>Marks: /10</b>	<b>Date:24/05/2020</b>
<b>USN:1MS19CS410</b>	<b>Signature of the Faculty:</b>	

**Objective:** To simulate the working of Arithmetic and Logical Unit using simulator.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Name :- Valshnavi . Padhav

USN:- IMS19CS410

Course code:- CS45

Course :- Computer Organization

Activity V :- Designing ALU to perform arithmetic and logical functions using Logisim simulator.

LIST OUT THE STEPS IN DESIGNING ALU.

- 1] Add two input pins, label them as A and B.
- 2] Drag and place OR, AND, EX-OR, NOR gates and 1-Bit ADDER.
- 3] Connect the input pins to all the gates i.e to their respective pins.
- 4] Add an output pin and label it as RESULT.
- 5] Drag and place / Add a 1-bit Multiplexer with 3 select bits.
- 6] Connect outputs of all the gates to input of the multiplexer.
- 7] Connect a 3-bit input pin to multiplexer.
- 8] Add an input pin, connect it to CIN of ADDER and label it as CIN.
- 9] Add an output pin, connect it to COUT of Adder and label it as COUT.
- 10] Add an EX-OR gate, connect its output pin to the ADDER's second input pin.
- 11] Connect B to the first input of EXOR gate.
- 12] Add an input pin and label it as SUB, connect SUB to second input pin of XOR gate.
- 13] Add input pin and label it as LESS, connect it to the multiplexer.
- 14] Add output pin and label it as SET, connect it to the output of ADDER circuit.

Name :- Vaishnavi. Padhav

USN:- 1MS19CS410


## SNAPSHOTS:-

Logisim: main of Untitled

File Edit Project Simulate Window Help

Pin	
Facing	South
Output?	No
Data Bits	1
Three-state?	No
Pull Behavior	Unchanged
Label	CIN
Label Location	West
Label Font	SansSerif Bold 12

100%



**Ramaiah Institute of Technology**  
**(Autonomous Institute, Affiliated to VTU)**

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**

**Term: Jan to May 2019**  
**Course Code: CS45**

**Activity VI:** Designing memory system using Logisim simulator.

<b>Name: Vaishnavi D.Jadhav</b>	<b>Marks: /10</b>	<b>Date:24/05/2020</b>
<b>USN: 1MS19CS410</b>	<b>Signature of the Faculty:</b>	

**Objective:** To simulate the writing operation on memory.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.



Name :- Vaishnavi . Padhav      USN:- 1M319CS410

Course code:- 6545

Course :- Computer Organization .

Activity :- (VI) Designing memory system using logic simulator .

LIST OUT THE STEPS IN DESIGNING MEMORY SYSTEM:-

- 1] Add a RAM with separate load and store selected.
- 2] Add a counter and connect Q to A of the RAM.
- 3] Add a controller Buffer and connect its output to the RAM.
- 4] Add a clock and connect to the input of the Buffer.
- 5] Add a TTY unit with 32 rows and columns, Make the connections with RAM.
- 6] Add a 7-bit random number generator, connect Q to A.
- 7] Add another controlled buffer, connect it to TTY Also add an input pin to the buffer.
- 8] Connect the output of second buffer to the counter.
- 9] Connect a button to the counter.



**Ramaiah Institute of Technology**  
**(Autonomous Institute, Affiliated to VTU)**

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**

**Term: Jan to May 2019**  
**Course Code: CS45**

Activity VII: To simulate advantages of using pipeline technique in executing a program.

<b>Name: Vaishnavi D.Jadhav</b>	<b>Marks: /10</b>	<b>Date:24/05/2020</b>
<b>USN: 1MS19CS410</b>	<b>Signature of the Faculty:</b>	

**Objective:** To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

**Simulator Used:** CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.



Name:- Vaishnavi. Tadhav

USN:- IMS19CS410

Course code:- CS45

Course name:- Computer Organization

Activity VII :- To simulate advantages of using pipeline technique in executing a program.

With diagram demonstrate the execution of the following instructions using pipeline technique.


lru \$10, 20(\$1)  
 sub \$11, 42, \$3  
 add \$12, \$3, \$4  
 lru \$13, 24(\$1)  
 add \$14, \$5, \$6

Time (in clock cycles)									
	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9
(in instruction) Program execution order lru \$10, 20(\$1) sub \$11, 42, \$3 add \$12, \$3, \$4 lru \$13, 24(\$1) add \$14, \$5, \$6	Instruction Fetch	Instruction Decode	Execution	Data Access	Write Back				Write Back
		Instruction Fetch	Instruction Decode	Execution	Data Access	Write Back			
			Instruction Fetch	Instruction Decode	Execution	Data Access	Write Back		
				Instruction Fetch	Instruction Decode	Execution	Data Access	Write Back	
					Instruction Fetch	Instruction Decode	Execution	Data Access	Write Back



Name:- Vaishnavi. Padhav

USN:-1MS19CS410



### SNAPSHOTS :-

