

**Ramaiah Institute of Technology**  
**(Autonomous Institute, Affiliated to VTU)**

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**

**Term: Jan to May 2019**  
**Course Code: CS45**

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

<b>Name:PRAJWAL A</b>	<b>Marks: /10</b>	<b>Date:20-05-2020</b>
<b>USN:1MS18CS092</b>	<b>Signature of the Faculty:</b>	

**Objective:** To simulate the working of Arithmetic and Logical Unit using simulator.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

**Activity to be performed by students:**

list out the steps in designing ALU

Step 1: Add the two input pins

Step 1: Drop two east facing input pins on the canvas  
4 bits each Label A and B ensure that each input is  
4 bits.

Step 2: Add the Adder/Subtractor and gates Now we add  
the Sub circuits created earlier. Select circuits  
under main project folder

Step 3: Add the Multiplexers

Take on or more inputs and generate a  
Single Output In logisim multiplexers are under  
plexer folder Click Multiplexer icon and drop two  
of them into canvas

Step 4: Add controls

Drop two pins on the canvas north facing with  
1 data bit. Label them 0 and 1 respectively

Step 5: Add a splitter

Next we add a splitter into our circuit that  
takes one line from the Second multiplexer  
and split to 4 inputs to an OR gate for  
a 4 bit ALU

Step 6: Add another OR gate and Not gate Now


we add an OR gate after the splitter which  
has 4 inputs. To right of the OR gate  
and a NOT Gate


This Arrangement accounts for Zero output when all the bits result in Zero

The Not gate following the OR gate achieves this. Finally add a single-bit pin after the Not gate to store the result, label it Zero

Step 7: Add a result pin for the mux  
we handled the Zeros coming from the mux but we also need to account for valid combinations inputs from A, B and the Control inputs.

## SNAPSHOTS





**Ramaiah Institute of Technology**  
(Autonomous Institute, Affiliated to VTU)

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**

**Term: Jan to May 2019**  
**Course Code: CS45**


**Activity VI:** Designing memory system using Logisim simulator.

<b>Name: PRAJWAL A</b>	<b>Marks: /10</b>	<b>Date:20-05-2020</b>
<b>USN: 1MS18CS092</b>	<b>Signature of the Faculty:</b>	

**Objective:** To simulate the writing operation on memory.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

**Activity to be performed by students:**



List out the steps in designing memory system

Step 1: Add RAM

Select a separate load and store operation for RAM

Step 2: Add Counter

Step 3: Connect Counter clock, and Controlled Buffer to the RAM

Step 3: Add TTY

To display Data Read on Memory

Step 4: Add Random Generator

To Generate different address location



Add input and another Controlled Buffer to the Random Generator

Step 5: Add Button

Connect Button to Counter



## Observations and Snapshots:



**Ramaiah Institute of Technology**  
(Autonomous Institute, Affiliated to VTU)

**Department of CSE**

**Programme: B.E**  
**Course: Computer Organization**

**Term: Jan to May 2019**  
**Course Code: CS45**

Activity VII: To simulate advantages of using pipeline technique in executing a program.

<b>Name:PRAJWAL A</b>	<b>Marks: /10</b>	<b>Date:22-05-2020</b>
<b>USN:1MS18CS092</b>	<b>Signature of the Faculty:</b>	

**Objective:** To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

**Simulator Used:** CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

With diagram demonstrate the execution of the following instructions using pipelining technique.


```
lw  $10,20($1)
sub  $11, $2, $3
add  $12, $3, $4
lw   $13, 24($1)
add  $14, $5, $6
```

Time (in clock cycles)

Program execution order

in instruction

cc<sub>1</sub> cc<sub>2</sub> cc<sub>3</sub> cc<sub>4</sub> cc<sub>5</sub> cc<sub>6</sub> cc<sub>7</sub> cc<sub>8</sub> cc<sub>9</sub>




time in clock cycles

CC<sub>1</sub> CC<sub>2</sub> CC<sub>3</sub> CC<sub>4</sub> CC<sub>5</sub> CC<sub>6</sub> CC<sub>7</sub> CC<sub>8</sub> CC<sub>9</sub>


Program  
execution  
order




sub \$t1, \$t2, \$t3



add \$t2, \$t3, \$t4



lw \$t3, 24(\$t1)



add \$t4, \$t5, \$t6



## SNAPSHOTS

CPU Simulator: CPU 0 [YASMIN: CPU-OS Simulator, Version: 7.5.50, Copyright © 2006-2013, Besim Mustafa, Edge Hill University, UK]

**CPU INSTRUCTIONS IN MEMORY (RAM)**

PAdd	LAdd	Instruction	Base	T
0100	0000	LDW @R06, R10	0100	0
0105	0005	SUB #42, R03	0100	1
0111	0011	MOV R03, R11	0100	0
0116	0016	ADD R03, R04	0100	1
0121	0021	MOV R04, R12	0100	0
0126	0026	LDW @R07, R13	0100	0
0131	0031	ADD R05, R06	0100	1
0136	0036	MOV R06, R14	0100	0
0141	0041	HLT	0100	2

**Cache - Pipeline** Execution Unit

Pipeline: ☒ Single pipeline ☐ Dual pipeline  
Select pipeline: 0

Cache: Select cache type: Data

**SPECIAL CPU REGISTERS**

PC: 42 SR: 1  
SP: 8096 BR: 100  
SR Status Flag: OV ☐ Z ☒ N ☐  
CPU Mode: User ☒ Kernel ☐  
IR: HLT  
MAR: 141  
MDR: HLT

**PROGRAM LIST**

Name	Base	Start	Type
pipeline	0100	0000	R

**PROGRAM STACK (RAM)**

Pos	Val (D)	Addr
-----	---------	------

**GENERAL PURPOSE CPU REGISTERS**

Reg	Val (D)	C	Val (D)
R00	0		
R01	0		
R02	0		
R03	-42		
R04	-42		
R05	0		
R06	0		
R07	0		
R08	0		
R09	0		
R10	0		
R11	-42		
R12	-42		
R13	0		
R14	0		
R15	0		
R16	0		
R17	0		
R18	0		
R19	0		
R20	0		
R21	0		
R22	0		
R23	0		
R24	0		

**Program Control** CPU View CPU Help **Advanced** New CPU

STEP: ☒ by instruction ☐ by single tick  
RUN: Fast   
STOP: Slow

**Registers** Program Stack Watch

Reg Value:  CHANGE   
Show Reg Access Status: ☐  
Select Register Set Size: 32

CPU Simulator: CPU 0 [YASMIN: CPU-OS Simulator, Version: 7.5.50, Copyright © 2006-2013, Besim Mustafa, Edge Hill University, UK]

**CPU INSTRUCTIONS IN MEMORY (RAM)**

PAdd	LAdd	Instruction	Base	T
0100	0000	LDW @R06, R10	0100	0
0105	0005	SUB #42, R03	0100	1
0111	0011	MOV R03, R11	0100	0
0116	0016	ADD R03, R04	0100	1
0121	0021	MOV R04, R12	0100	0
0126	0026	LDW @R07, R13	0100	0
0131	0031	ADD R05, R06	0100	1
0136	0036	MOV R06, R14	0100	0
0141	0041	HLT	0100	2

**Instruction Pipeline 0: CPU 0**

**LAdd Instruction Pipeline Stages**

Instruction	Fetch	Decode	Read Operands	Execute	Write Result
0105 SUB #42, R03					
0111 MOV R03, R11					
0116 ADD R03, R04					
0121 MOV R04, R12					
0126 LDW @R07, R13					
0131 ADD R05, R06					
0136 MOV R06, R14					
0141 HLT					

**Statistics**

Clocks: 20 Inst. Count: 9 CPI: 2.22 SF: 2.25  
Busy Stages: 19 Data Hazards: 7 Control Hazards: 0 Inst. Syncs: 1

**Colour Code**

Pipeline Stages: Fetch Decode Read Operands Execute Write Result  
Pipeline Bubbles: Stage Busy Data Hazard Control Hazard Inst. Seq. Sync.

**Control**

Stay on top: ☐ No instruction pipeline: ☐ No history recording: ☒  
Do not insert bubbles: ☐ Enable hazard sounds: ☐ Stop at instruction LAdd: ☐  
Pipeline stages: 5

**History**

<< < > >>

**Optimizations**

Enable operand forwarding: ☐ Suspend: ☐  
Enable jump prediction: ☐ Suspend: ☐

