Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU) Department of CSE Tutorial-1

Programme: B.E.

Course: Computer Organization

Term: Jan to May 2018 Course Code: CS45

Marks: -710	Date: 41/91/2020
Signature of the Facult	y: (1)
	Signature of the Facult

Activity I: Assembling and disassembling of a computer

Objective: To demonstrate the functional units of a system.

Assembling of a system: A PC computer is a modular type of computer, it can be assembled using hardware components made by different manufacturers, so as to have a custom built computer according to one's specific needs.

Disassembling of a system: When referring to hardware, disassemble is the process of breaking down a device into separate parts. A device may be disassembled to help determine a problem, to replace a part, or to take the parts and use them in another device or to sell them individually.

Activity to be performed by students: Identify the different parts of the system including its interconnection. Observe the assembly and disassembly procedure.

Answer the following questions:

- Write down the detailed procedure to assemble a system.
- 2. Explain how troubleshooting a system helps to trace and correct the faults in a system
- 3. List out the procedure to install extra memory card to a system
- 4. With a diagram explain different cables used to connect function units in a system.
- 5. Discuss the safety precautions one should take while removing components of a system



MARKS:

Name	Keerthano Ningaraju		
USN/Roll No. 1	IMSIRCS059	Branch	CSE
Subject :	(Sem/Sec:	1V '6'
	Compiler Organization Lab	Subject Code:	

the from the detailed procedure to assemble a system.

step! Remove side parels on case After removing the case
from the box. The parels removing from the case with
thumb screws.

Step? Insert motherboard - Before actling the board in the 110 panel faceplate needs to be anapped into the location in the back of the case, into the location. One the board is resting in the case, line up the first hole

high performance components, some of trem are target enough that character can become an issue

the buttons, light, USB parts and audio communication

etcp 5: Install Power Supply - calles that are needed are plugged into the unit

cable is to be connected

sky T. installing optical Drive - En optical drive for the computer is a DVO/ID read/write combo

step & Envalling the hard drives - Computer was of driver, true is naid and that next for a main drive and mertellarous storage

step 9: connect Cables Connect the cables the hard drives and opticals dreves the cables are keyed so they will only be in one direction into the board

step10: Entolling RARI - The slots are tryed as are the RAM clucks, so make sure the notice is lived up

Exept: Enerall graphics cards and expandicards - the network card and audio card for the computer and connect into the alote belows the graphics cord.

supir: cable management organization and hiding cables for high airflow and recurrily / safely

d. Explain how broubleshooting a nystem helps to brace and correct the false in the hystern

Eroubleshooting is a form of problem solving often applied to repair failed products or processes on a machine or a system . It is a logical systematic curch for the source of a problem in order to solw it and make the product or process operational again troubleshooting is needed to edentify the symptons. Determining the most likely cause is a process of elimination, eliminating potential causes of a problem. Finally, troubleshooting requires confunction that the solution restores the product or process to its

sup 1. executify the problem

step 2. Establish a theory of proetle cause

Step3 that the theory to determine cause.

step 4 Establish a plan of action to headure the problem and implement the solution

step 5: Verify the full system functionality and if applicable implement preventure miasure

step 6. Document findings, afelions and oritiones

3. List out the procedure to install extra memory card to a System.

sup! Disconnect the gover cable from the system and if needed, uppling other back-panel cables so that you can apply turn your system on to its side

step 2: Remove the side panel to give you full access to the interior extremes and locate the RAM access to the interior and locate the RAM slots they're most commonly found next to the processor and its cooler. If there already RAM in your system eject it by pressingly firmly on the laborable mother board at either and g the slots

bottom of the sticks with the gaps in the star on the mother board. make sure the wings at eather end of the skits are fushed back, so that they are tilled away from the RAM. As it class the wings will clamp in and hold the memory warrely

stp 4: Once the sticks have clicked into it confirm that the using clips are locked in to hold the sticks firmly in their stots and then close the PC bock up. Plug all the cables back in and try to boot the system

4. With a near diagram explain different could cable used to connect functional units in a system

A 1 VGA Coble

ore end to conquiter moritary television Connect alree and to . V Gr A part on computer

2 DVICABLE

DVI por on computer

3 MOMI Cable

connect one enote computer monitor, television connect other

end to computer monitor, seleccion connect other end to HOMI pour on computer. 4. PS/2 cable: - connect on and to PS/2 buyosand, PS/2 more connect other end to PS/2 parts on computer. Purpose PS/2 park: keyboard. Green PS/2 part: mouse 5 Etherset code:- connect one end to voices network swirt. Connect other end exethernet por on computer 6. USB cable - connect one end to USB drive delice Connect other end to USB parts on competter + Conquiter Power Coud (Kettle plug): Connect one and to AC power socket connect other end topower cupply wire, conjuter no monitor Diagram: 2) NOMICONG 2) DVI cable 1) VISA Cable 6) USB cable 2) computer Power cord (Matthe Hug)



MARKS:

	Above trade of the same	Branch:	CIE
Name :	IMSIRCS 059	Sem/Sect	IV %
USN/Roll No. 1	IMSUPCS 059	Subject Code:	
Subject:	COLOD	The state of the s	

5. Direcus the sofety precautions one would take white removing components of a system.

A few marrings and remender before you start disambling your computer some to keep both yourself and yourself safe:

1. Fully churdown and unplug the computer before you make any attempts to disassemble the tower

a lake off any metal objects, on your arms or rings such as braculate rings or weather.

a make sure your sords are completely dry to award damaging any mechanical parts as well as to award electroculion

as sun in the per premions number

5. Before souching any part within the corner, put your haids against another metal surpose to remove static charge, which may domain stratic charge, which

may domage services delices.

6 Prepare a place to keep any screws you may remove A covainer or piece of paper with labels for each part is colad to avoid confusion between the comition-looking screws

I reardle all parts with care blace each piece you remove carefully down onto a cable surface

e of a composite does not come out early, do not foreciffy remove it

9. be careful when handling the motherward.

to the side or bottom of the unit to which all cables are cornected

It when removing any cables, were or ribbons make sure to grasp the wine at the base or head to keep it from enaking 12. Be variful not to chop any small party into correctable areas such as into the computer fan or diet drive 13 take note that the three most daylaging things is a computer are mousture, short and dust.

The state of the same of the s

your one with respect to the desidence with they is

PRINCE PROPERTY SPORTER PARK

something and the first and the second property and the second and the second property in

reported addition and the second of some and the contract and the

when I have been been such provide that the register of the second

a second some the first and the second second second second second second

Ramaish Institute of Tochnology (Autonomous Institute, Affiliated to VTU) Department of CSE

Tutorial -II

Programme: B.E.

Course: Computer Organization.

Term: Jan to May 2020 Course Code: CS45

Numer Keerthana Ningarajia

Marks: //10

Date: 28/01/2020

USN: IMPIECSOS9

Signature of the Faculty:


Activity II: Demonstrating Datapath and instruction execution stages using MarieSim Simulator

Objective: To simulate inter communication between CPU and memory.

Simulator Description: MarieSim is a computer architecture simulator based on the MARIE architecture. It provides users with interactive tools and simulations to help them deepen their understanding of the operation of a simple computer. One can observe how assembly language statements affect the registers and memory of a computer system.

Activity to be performed by students:

1. Draw the interconnection between memory and a processor.



-						
7-1	Last court Chair	athores.	ALCOHOLOGICAL TO	to wormen	other sum.	instruction.
	. Inc. Our, title	seepn	pequapeu i	NO CONCIN	DISC MIT	ITTOM INCHASE

- Write and execute assembly language program to compute
 i) f=(g+h)*(i+y)
 ii) d=b²-4ac
- 4. Describe the factors affecting the performance of a processor

3. Results and Snapshots:

```
2. his out the creps required to execute an instruction
                                               X & WADL
soln 6 steps: (i) felch instruction
           (11) bubble instruction
            (iii) Perform Nevoquation
            (iv) Access memory
            (V) Update register file
            (ii) yeclate programiorister
3 (i) LOAD U
     ADD H
                                                    3 000
     STORE A
     LOAD T
                                                    A QUAN
      ADD Y
      STORE B
                                                    A SMISS
     loop, LOAD A
            ADD F
            STOREF
            LOAB B
                                                     2 03 A
            SUBT ME
            STORE B
                                                   N 10 - 163 S
            SELPCOND 400
            JUMP LOOP
       LOAD E
       OUTPUT
       HALT
       G DECT
      H, DECT
       Y, DECI
                                                   3.5813
       1 . DEC 4
       A, DEC O
        B, DEC O
       F, DEC O
        ons, DEC 1
```

(ii) better Loop, LOAD &X ADD B STORE B LOAD D subt one STORE D SEIFCOND 400 JUMP Loop LOOP, LOADY ADD C STORE C LOAD F SUBT BAR STORE F SKIPCOND 400 JUMP Loop LOSP, LOAD 2 ADD C STOREC LOAD A SURT SHE STORE A SKIPCOND 450 JUMP LOUP LOAD B SUBT 6 STORE ON LOADORS OUTPUT HALT A. DEC 10 B, DEC P DEC 2 DEC 4 ONE DEC 1

4.05C0



MARKS:

Name 1	Kentharo Ningwaju	Branch:	CSE
USNIRoll No. :	IMSIBCSOS9	Sem/Sec:	18. R.
THE RESERVE THE PARTY OF THE PA	CO Lob	Subject Code:	

tis a signal clock defines regular entereds - which eyeles to viscould a machine instruction, the processor divides the action to be performed into a cover of chips, each completed in I clock eyele length of of I clock eyele is important for processor performance, whose inverse is called the clock nate R= 1/p eyeles/sec is called thenthe, nega-millians, eggs-billions

(ii) Basic Performance Egn: 1-NVS where N is no graces

R: clock nation (yeles) bu)

S: Mo of basic expects

execute 1 controllings

for high performance, reduce T (by reducing N and S, including R)

- (ii) Rejulining and superscalar operation Pipelining is the owneapping vescultion of several instructions. This reduces no of clock cycles, we can achieve a higher degree of consciency Parallel paths are created. Execution of several constructions in every clock cycles called superscalar execution
- (in) clock rate 2 persibilities to inveare cool rate (impuring to leek, make lagic circuits fastes, which reduce time to execute each step. Freduces, R is increased. Seconday reducing amount of processing also works

(V) CLEC and RISC

number of basic steps to execute & program well become no of instructions 1:0 N: max, S: min.

CISC Enstructions are complete, runder of have eleges to execute are more. A program will take less no of contructions 1.0 No min, 50 max

his compiler

translates high-level language into a sequence of machine instruction. Optimizes compiler reduces NXE, many reasongs program instructions to achieve better performance righ-quality compiles most be closely, level performance righ-quality compiles most be closely, level to processor architecture, they are often designed at the same time, week much intraction to achieve best results

(VII) Performance measurements:

the to evaluate effectives of newfeatures used in marketing process, to choose computer models. Einder using time factor taken to execute benchmarked program SPECA. Specific Per

specific Performance evaluation corportion


s Running time on reference computer Running time on test computer

the property of the second of


C total Smother


Washing Labors tomorty

A TO SHE SHEAD A TO A









Ramaish Institute of Technology (Autonomous Institute, Affiliated to VTU) Department of CSE

Tutorial -III

Programme: B.E

Tenn: Jun to May 2020

Course: Computer Organization Course Code: CS45

Name: Kunthana Minganayii	Marks: 710	Date: 04/0	2/1010
USN: INTIRCTORY	Signature of the Faculty:		2 mil
			12/203

Objective: To simulate ARM Instruction set using ARMsim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM/TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to perform basic arithmetic operations.
- Write an ARM program to demonstrate the working of load and store instructions.
- Write an ARM program to evaluate expression f⁺(g+h)-(i+j)
- Write an ARM program to find the sum of all elements of an array.
- 5) Write an ARM program to find the factorial of a number.

Programs and the snapshots:

basic britimetri operation

- (i) MOV RS, #10 MOV RS, #20 AAD R7, R6, 25 MUL R8, R6, P5 SUB R9, R6, R5 SWI OXII
- (i) MOV RO, MID

 MOV RO, MID

 STR RO, [R2,#0]

 LDR R3, [R2,#0]

 ADD R4, RO, R3

 SWI OXII
- (iii) = (g+h)-(r+j)

 mov R, #20

 mov R2, #30

 ADD R3, R1, R2

 mov R4, #240

 mov R4, #250

 ADD R6, R1, R5

 SUB R7, R3, R6

 SWE OXII
- (IV) factorial

 mov Ro, #3

 mov R1, R0

 mov R2, #1

 mov R3, #1

 fact:


 mul 32, 31, 32

 sub 31, 31, 113

 crep sit #1

 age fact

SWE OXII



Spinister as	10.01		7										
	A COLORONAL DE LA COLORDA DEL COLORDA DE LA COLORDA DE LA COLORDA DEL COLORDA DE LA COLORDA DE LA COLORDA DEL COLORDA DE LA COLORDA DE LA COLORDA DE LA COLORDA DE	MODEL - MARTINE MODEL - MARTIN MODEL - MARTINE MODEL - MARTINE MODEL - MARTINE MODEL - MARTINE											
CPSR Register Regative (O) 18 Baro (1) 18 Carry (O) 19 Overflow (V) 19 FIQ Disable (1 FIQ Disable (1 Thumb (Y) 10 CPV Rode (19ystem	1000000 10000000 100000000 100000000 1000000	KIMOOSO BRIEBIE BRIEBI	#1,812,811 #1,812,811 #1,812,811 #1,812,811 #1,812,811 #1,812,811 #1,812,811 #1,812,811 #1,812,811	#1442001 #1441214 #1441214 #1441214 #1441214 #1441214 #1441214	#3803661 #3818181 #3818181 #3818181 #3818181	M0020291 M1011111 M10111111 M10111111 M10111111	01011000 01011000 010110101 010110111 0101101	#251,0001 #121,0101 #121,0101 #121,0101 #121,0101 #121,0101 #121,0101	AMETERS B B B B B B B B B B B B B B B B B B B	##************************************	#1818181 #1818181 #1818181 #1818181 #1818181	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	* #

Pie Ver Lacts Dates Vench	Plan View Lache Dahay Mech Help											a	×
Registration a	8 mg. s												2.0
General Federal Posts of Pro- Parameters of Company (December 1997)	0000000 0000000 00000000 00000000	#10000 #10000 #10000 #10000	friet:	######################################									Skiller
Squed Secret	410000014-1	## PERCONSTITUTE	and Sall		l		١						W.
MI (44)													RESPONSE OF THE PARTY OF
MA 4 (3.4) + 0 MA 5 (per) + 2 0	Described.										The same		
GFSN Ampliater Megnitive (N) :0 Earn (1) :0 Carry (C) :0 Overallies (V) :0 INQ Disable:1	1	Manager Composite Composit		111111111111111111111111111111111111111	#1019181 #10118181 #10118181	111111111111111111111111111111111111111	#1000000 #1000000 #1000000	####### ####### ######################	#1818181 #1818181 #1818181	111111111111111111111111111111111111111	61818181 61818181 61818181 61818181	100 100 100 100 100 100 100 100 100 100	THE STATE OF
Thumb(T) 13	Const ages	- Thursday										.=0.0	
Paritosobal	Security	Secution moding, Instruction Council Blasquid	Instructa	a court a	1	Time 100, 10, 10, 115594	0.0154794						0 4
	of Copper	Statement of the statement											
D Serveroseous		0	tt	8	0	8					A SET TO SE DIG	Me (800 Pe	

The Standard A 57 Or 100 COC PA × ė Sambullos multag, Instruction Countil Elesped Time (80:10:05 H 10,30,34 SMT Smill ٥ Secretion starting HISP DESCRIPTION 0000001C:XP100001 of source Organies 20 Althon - Na ARE Louber Day of Computer Lowis. Outputties Carte Dates March 1465 * * A typehineto seam General population :Spatien Distyred Swimsd Speedborns Physical Phy Sarry (5) 10 Carry (5) 10 Overflow (9) 10 19g Blashlo I #43(kp):13468 #44(34):0 #45(ps):28 UPSK Replater Megative (N) -0 PTO Dissible :1 . . . MIN 10 MIN 10 MIN 10 MIN (MIN 10 MIN (MIN 10 MIN 10 0xF000006dr No. OPU Noda Thusb (T) Septimina

The Marketone P. St., S. D. S. . . St., Ph. . X ***************************** i A CI de tota messare Mary Sales londing assembly Departs (13e f) Weecelinsertills, 91-01/Juneantalit.s ::: ... 8 6 25 == 22 111 ũ 181 Call 0 === 04. 59 A0 E0 14 61 E1 E1 E1 E1 E1 October of speries D000000 0 0000000 D0000014 (Ericholli 10 10 10 CONTR. Sentebut Silver \$7 5955m: Nicklichman but of Corpute Scans M010057_81 BACK PASS 000000000 GEOGGGGGG Membrine D000000A 9000000 P. Tuerento serio Carle Debug Seventhyptic flags 1.1 Syste * Unique Soons Speed December CPRR Register Charty (C) 12 No. of Persons 833 Legs 117408 Segative (80 : 5 ING Disable: PSQ Disable:1 8000 \$45 (ped : 26 0x00000040 BLP CLp3 : 0 MINCLES OF KL02413:0 MALKERS 10 į CPU Mede thusb (T) Service)

Ramaish Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E.

Term: Jan to May

2019

Course Code:

Course: Computer Organization

CS45

Activity IV: Executing ARM programs using ARMsim simulator.

Name: Kusthoso Ningares	Marks: /10	Date: ///03/2020
USN: /MJ/#C4059	Signature of the l	faculty:

Objective: To simulate ARM Instruction set using ARMsim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to generate Fibotacci Series.
- Write an ARM to search an element in an array and print Y if found and print N if not found.
- Write an ARM program to find the length of a string and copying one string to another.

Results/Conclusions and Snapshots: Take the snap shot of registers file and memory view



MARKS:

Data 34 341

SALES RELEASED BASE

A August 1 Sept C

ny be- ba

Name :	Kusthano Ningaraiu	Branch:	CIE
USNIRoll No. :	MEIBCEDES	Sem/Sec:	ZV '8'
Subject :	COLOB	Subject Code:	567

1). mor RO, #0 R1, #1 mov R2,#5 mer R3.#0 mov LOR RA = 0x 0000 2000 R6, 100 mov STR ROCKA, RA] LOOP: 400 RE, RO, RI mor RO, RI MOV RI, RE AAD RE, ES, #4 APD R3, R3, #1 CMA R3,R2 BLT LOOP

SWIOXH

A) MOV RO,#4

MOV RU,#10'

MOV RI,#25

LOR RD, -0×000020000

MOV RE,#4

LEOP: LDR R3, [RO, RS]

SUB RO, RO, #1

AAD RS, RE,#4

CMP RI, R2

BEO Privy

Los No, = May
bes affectorp

LLS NO; [Ne, NG]

OOLD NG, NG, # 4

MON NO, MO EXENTIFICATI

SULL SWI - PALAT

OOLD NI, = NewLine

SWI - Prate

bel Loopetant

afterloop:

mov 25,#20

loop: ldr x2, [28, 25]

sub 17, 17, #1

SUB A E, AS, #4

mon N, M2

mor so, settent stateut

see swE- Print

idn so, - Newline

eni swe-Proto

comp 19,#0

beg and

bue loop

end: mov ro, ra

frui swillere

Buit

Sow SWI Each

The manuacing platforms was right? Second State	mention (principle)	STATEMENT OF THE PROPERTY OF T	
PRODUCTOR DATABASE STATES OF THE PRODUCTOR DATABASE STATES S	Seminate Statement (Control Statement Statemen	Secures designations are stated as a second and second as a second	
Security Street, Stree	Sections and sections are also as a section of the part of the par	Section of Statements and sections are sections are sections and sections are secti	
PROSECT STREET OF STREET O	Sections (All States)	PROSECULA DE LA CONTRACTOR DE LA CONTRAC	
Secure of the control	Section of the first control o	Sementario (Altrituto on state)	
Security Columns (Columns of Columns of Colu	Security Security (Appropries to the product of the	Proposed Street	
Second designation of the last property and the last property of the las	Personal control of the parties of t	Second Control of the	
Security determines and the fall to the fa	Second Statement Control of St	Second Control of the	
Description of the state of the	Secure designation and set full Meruphal Mer	Second Street St	
Second determination of the control	Management address to the second control of	Mercuciant Mercuc	
Nermyted Nermyted Nermyted Nermyted Section of the fall and test fal	Marroched Sessions and set fell the set fell to the set fell t	Management Street Company of Comp	
Married Sections occordi constiti district statistis sta	Mercanded Section of the control of	Mercuriant Sessons appoint to the set fail Sessons appoint to the sessons appoin	
Described to the control of the cont	Mercached assesses assesses analysis algebras alternal al	Meruphat sessess sessess account account concerns possess and an altitude a	
Securitari description description description albitation albitati	Securities and the second account account and the second and the second account accounts and the second account accounts and the second account accounts and the second accounts account accounts.	Secondary Secondary Statement Statem	
SOSSOCIA SERVICIA CONTROLLA DECENDARIA CALIFICATA STATUTATA STATUTA ST	Secretary appropriate apprent contract and the state and the state and state	Sessors sessors sessors sessors consecut persons elected shakes statemed sessors sessors sessors samples statemed statemen statemen statemen statemen statemen statemen statemen statemen statement	and and
SOSSOSOS SERIORES SER	SOSSOSOS SERIETES SER	SOSSOSOS SERIES	4
SOSSOCIA STRIBLES STR	Sections thereing designs and the content and	Court The Dank line.	

to marine rii i

	100000	-
		2000
	NAME OF TAXABLE PARTY.	
	-	
	100000000000000000000000000000000000000	Contract Con
	The second second	
	-	
		COLUMN TO SERVICE STATE OF THE PERSON STATE OF
	The second second	
	THE RESERVE AND ADDRESS OF THE PERSON NAMED IN	100000
	THE RESERVE OF THE PERSON NAMED IN	The second second
		No.
	The second second	
	_	
		THE RESERVE OF THE PARTY OF THE
	THE REAL PROPERTY.	THE RESERVE OF THE PERSON NAMED IN
		100
	The Land of the La	Day of the last of
		CARL CO.
	THE R. P. LEWIS CO., LANSING, MICH.	IN COLUMN TWO IS NOT THE OWNER.
	THE RESERVE OF THE PARTY OF THE	The second second
	-	
	THE RESERVE OF THE PERSON NAMED IN	The second second second
		The second second second
		The second second
		and the second second
		_
		the second second
	THE RESERVE OF THE PERSON NAMED IN	100
	THE RESERVE TO SHARE THE PARTY OF THE PARTY	the same of the sa
		_
		CONTRACTOR OF THE PARTY OF THE
		_
	THE RESERVE OF THE PERSON NAMED IN	the second second second
	-	
	74 74	
	N 35 .55	Market Committee of the
	5555555	22
	2252555	22
	20000000	F-100
		11
	EEEE/ETTT	
	toniti.	The second secon
	00000008	
	111111	100
	AND DESCRIPTION OF THE PERSON	No. of Concession, Name of Street, or other Designation, Name of Street, Name
	THE RESERVE OF THE PARTY OF THE	100
	EXCERTIFICATION:	12:
	************	100
		RESIDENCE OF THE PERSON NAMED IN
	THE RESERVE OF THE PARTY OF THE	220
	A CONTRACTOR OF THE PERSON NAMED IN COLUMN NAM	24
1		
2		Control Company of the last
=		
2 to 11000 to	177	
-		

Í

No. See Carte Other Anni-

Ġ.

.

General Parties, Basinghood

Spinor P

the good factors. Sapad Saona (0000000) 0100001A 01002000

100000000 91009099 010000000 0.000000000 00000000

The state of

1	
4.	11111
	######################################
	20100000 20101000 20101000 20101000
	111111111111111111111111111111111111111
_ i	0000000 #1011111 #10111111
1	90902099 90902030 90902090

Output

- System

Thurst (T) (DV Noda

Sarbidonas.

Searchill 18 Describes (9) 19 19Q Meebbert FIQ Meebbert

COUR Register Supprison (93.13)

Search City

M12 (1pt : 09000000 MAJA (ago : Disobalis MAA (3x) : Oldobilis KKS (pet) : 04000004

\$33.1 (fp) : 00000000

R43 (43) - 00000000

000000000 .00000000 Corticle Managing States

Louding assembly Laupungs fills C. Unwers Monas Hankat Shektophalff striftbon. a

Of topology of Yearing

The rate Cate Date Note The Cate Date Note The Cate Date Date Date Date Date Date Date D	The same line.	A desire to manufact a string with the same of the last files. The same of the files for the files f	PET STANDONI EXPERIENCE ENTROCOURS ENTROCOURS STANDONIA SCHOOLS STANDONIA ST	
The state of the s	1111111111	A fee had token and	800000	
	The state of the s	OR STREET, SQUARE, SQUARE,		1

Computer Organization Lab

Activity VI: Designing memory system using Logisim simulator.

Name:Keerthana Ningaraju	Date: 20/04/2020
USN:1MS18CS059	Signature of the Faculty:


Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students

st out the steps in designing memory sy	ystem	
I Add the true i /ps pire, no.	me them A and B	
a had a jand ever, new g	alm and o 1 - bitables	
3. Connect the A's and B's of	jack the gates to their	
a sud a protection and an	me interest	
4. Add an output pin and na		
s. Add a Last multiplier w		
6 connect outputs gall the		
# Cornect 3 bit infut-to ne		
8. Add if p pin to Cin, and on	Fig. 1 and the contract of the	
9. edd an even gate, conner the first ilp must to be second to another ilp per	continued bandthen	
18. Addanother i/pand none the new.		
11. Add an o/p fin and nam	e it set, consert it to	
the off of the adder one		

Observations and Snapshots:





MARKS FOR DIFFERENT CRITERIA	MARKS OBTAINED
Exploring of Tool: 2M	
Execution: 6M	
Documenting the Work and Results:2M	
Total: 10M	

Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization
Term: Jan to May 2019
Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/04/2020
USN: 1MS18CS059	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

List out the steps in designing memory system

- 1). Add a RAM with sequeste load of stone selected
- of Add a contenand count a to A of the RAM
- 3). And a controller buffer and connect its output to the paper
- 1). Add a controller kuffer and connect its ordput do the RAM
- 5) Add a TTV unit & with 32 rows and columns, make the connections with RAM
- 6) Add a 7-bit random number generator, connect a end
- 1) Add another condrolled buffer, correct the TTY, also add an input fin to the buffer
- 8) cornect the output of the second buffer to the courter
- 9) correct a button to the courter

Observations and Snapshots:





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/05/2020
USN: 1MS18CS059	Signature of the Faculty:	


Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:


- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.



Zone (in Jock gydes)

Enthaction Jeden Introdu





Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

