## Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

### **Department of CSE**

Programme: B.E

Term: Jan to May 2019

Course: Computer Organization
Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Mohit Raj Soni	Marks:	/10	Date:24-05-2020
USN:1MS18CS074	Signature of the Faculty:		

**Objective:** To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

### Activity to be performed by students:

List out the steps in designing ALU

I Add the two i/P fins, Name them A and B

2 Add OR, AND, EX-OR, NOR gates and o 1- but adder.

3 connect the Als and Bls of all the gates to other respective per

4 Add an output pin and name it yesult

S Add a 1-bit multiplener with 3 xelect bits

6 Connect the outputs of all gates to the Music

7 connect 3- but infut for to Music


8 Add i/P fin to Cin & output pin to cont


9 Add on Ex-or gate . Connect its off to God.
The borst i/p must be connected to B and the second to another i/p fin sus.

to Add another i'll and name it less connect it to much

11 Add an output pin and name it stot connect it to the multiplier of odder unit

## Snapshots:





## Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### **Department of CSE**

Programme: B.E

Term: Jan to May 2019

Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim

simulator.

Name: Mohit Raj Soni	Marks: /1	0	Date:24-05-2020
USN:1MS18CS074	Signature of the Faculty:		

**Objective:** To simulate the writing operation on memory.

**Simulator Description:** Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

	List out the steps in designing memory system
1	


Observations and Snapshots:

I Add a RAM with separate load and store soleted and a counter and convert a to A of the RAM and a controller buffer and connect its of the RAM to Add a clock and connect to the 11P of the buffer of Add a TTY unit with 32 rows and columns.

Make the connections with RAM
6 Add a 7 bit random number generator, connect at to 0
7 Add another controlled buffer connect at to TTY Also add an is print to the buffer.

So connect the 01P of the xecond buffer to the counter.

## Snapshot:



# Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

#### **Department of CSE**

Programme: B.E Term:

Jan to May 2019

Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Mohit Raj Soni	Marks:	/10	Date:24-05-2020	
USN:1MS18CS074	Signature of the Faculty:			


**Objective:** To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

**Simulator Used:** CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand <u>computer architectures</u>.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- •Read any input operands required from high-speed registers or directly from memory.
- •Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.



Time (in clock cycle) -Program Executor order CCI (on ustruction) CC2 CCy 6 (63 CCS 319 CCI Que \$ 10,20 (\$1) 56 \$11,42,53 AIU+ add \$12,\$13;\$4 13/24(11) add \$14 (15,\$6

Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

