Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code:

CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Vaishnavi D.Jadhav	Marks: /10	Date:24/05/2020	
USN:1MS19CS410	Signature of the Faculty:		


Objective: To simulate the working of Arithmetic and Logical Unit using simulator.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Mame: Valshoraul. Padhav

Usn:-IMS19CS410

SNAPSHOTS:-





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Vaishnavi D.Jadhav	Marks: /10	Date:24/05/2020	
USN: 1MS19CS410	Signature of the Faculty:		

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Name :- Valshnani. Jadhar USN:- 1M319CS410 Nourse code:- \$545 Nourse:- Nomputer Organization. Activity:-(VI) Designing memory system essing logistro simulator.


LIST OUT THE STEPS IN DESIGNING MEMORY SYSTEM:-

- I Add a RAM with separate load and store selected.
- 2) Add a counter and connect of to A of the KAM.
- 3) Add a controller Guffer and connect its trulput to the RAM.
- 4) Add a clock rand connect to the Engut of the Buffer
- 5) Add a TTY until with 32 rows and columns, Make the connections with KAM.
- 6) Add a 7-bit random number generator, connect
- F) Add another controlled before a connect et to
- 8) Cornect the output of exceed buffer to the
- of Connect a button to the counter.

Name: - Vaishnaui. Tadhav

Usn: - 1MS19CS410

SNAPSHOTS:-



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Vaishnavi D.Jadhav	Marks: /10	Date:24/05/2020	
USN: 1MS19CS410	Signature of the Faculty:		

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.


Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

A 0 0	<u> </u>	- E La.			GE: - 5		
Mame: Vaishnaui. Jadhar Usn:- 1MS19CS410							
Vourse code: - CS45							
Vivine name: - Computer Organization							
Activity VII: - To kloon	relate	advar	tages	of ust	ng		
Activity VII: - To kloss pepelene program	technique	u in	execui	ling.	ad		
, brodram	•		45,5	В			
With diagram demonstro	te the.	execute	on of	the f	ollowing		
Enstructions Lessing pipeline	Lechni	que.	D	12-1	j (
len \$ 10,20 (\$1) 5	1			Lul			
Sub \$11, 42, \$3		1 percent		76	1		
add \$12, \$3, \$4 0			Back	Dala			
lu \$13, 24(\$1)			ZA	Q3			
add \$14, \$5,\$6. 75	134	194	18/342	عنظ			
20		Sack	Per Per	men			
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \						
977	While	Dalá	Golfe Vocass Exembio	Frsbiu Kon Clewde			
	7 W		(0 /	2,0			
Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	Balor	ation	Instruc- teon	line do			
0 38	1 Caro	Execution	La La	Great State			
+ 1g;	King k	uch:	الم الم		7		
Ces Sales	Excui	Instanchi- ion decode	Fren Fren Fren				
ع ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ	7 2	5	0.3 - 1.0				
xectt 2	Less Cess	Fastra Gos Hele		1 3			
33 25	Breede Instruc Instruc- - Kion - lien Felch decode	2017					
Jen) Teme (en ale cos	Arecode Instruc Fron				7		
E 2 2	Inline From			3) =			
				_1			
Lean CCC1	र्भ -						
19 C A) (<u>m</u>	118 2		1			
but.	2	3,44	Cai	12,44			
Correction to the second of th	11.5	12/2	3,24	14.39			
(En Ensbuchen) Program Exelution CC1 CC1 Color \$10,00(9)] - tion	sub \$11.542, \$3	add \$12,\$3,\$4	lu \$13,24(\$!)	odd \$14,\$5,\$1			
20 d d	gu	2	7	8			



SNAPSHOTS:-

