Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Kuchi Ravi Teja	Marks: /10	Date:
USN: 1MS18CS060	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps	s in designing ALU		

Activity


Name: Kuchi Ravi Teja USN: IMS18cs060


- 1) list out the steps in designing Alu
- 1) Add the two ippins, Name them A & B
- 2) Add or, and, ex-or, nox gates & a 1 bit adder
- 3) Commect A's & B's of all the gates to their respective pins.
- 4) Add an output pin and name it Result
- 5) Add a 1 bit multipliencer with 3 select bits
- 6) connect outputs of all gates to the mux
- 9) connect 3-bit input pin to mux.
- 8) Add i/p pin to (in, and output pin to cont
- 9) Add an ex-orgate connect its orp to cont.


 The first i/p mustiple connected to B and

 the second to another i/p pin
- it to mux.
- (1) Add an outpit pin and natme it set, connect it to the opp of adder circuit.

Snapshok.







Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Kuchi Ravi Teja	Marks: /10	Date:
USN: 1MS18CS060	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system.

- 1) Add a RAM with seperate load and store selected
- 2) Add a countex and connect a to A of the RAM
- 3) Add a continuous voller buffer and connect its ofp to the RAM
- 4) Add a clock & connect to the i/p of buffer
- 5) Add a cock and connect to TTY unit with
- 32 Yours & columns. Make the connections with ram
- 6) Add a 7-bit randomnumber generator, connect a to p
- 7) Add another controlled buffer, connects to TTY, Also add an i/p pin to the buffer
- 8) connect the output of the second buffex to the counter
- *) connect a button to the counter

Anapshots:



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Kuchi Ravi Teja	Marks: /10	Date:
USN: 1MS18CS060	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.


Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Name: Kuchi Ravi Teja 03022812M1: N2U

te the

of follexecution instructions enico In \$10,20(\$1) sub \$ 11,44 \$ 3 add \$12,\$3,\$4 100 \$13,24(\$1) add \$14,\$5,\$6

3)	with	di	agra	m 2	temor	istrat
						mite is back
cycles)	כרצ כנף נכן כנג כנם	back.	Execution Date white	Decede Exer- Data write	fetch decode exe- Data with	of fetch decode execut Data
Time (clock cycles)	cc2 cc3 cc4	Forter decole reculier pata	fetch Decode Ex	tertaction Peter		
markar	Execution oxdex in instruction) cc1	(1) \$10,20(\$1) Instruction	54/24/11\$ dus		J 249 \$14,657\$6	4



Snapshots:

