

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE
Tutorial-1

Programme: B.E
Course: Computer Organization

Term: Jan to May 2018
Course Code: CS45

Name: <i>Karthika Nigamya</i>	Marks: <i>10</i> / 10	Date: <i>21/01/2020</i>
USN: <i>1MS18C5059</i>	Signature of the Faculty: <i>[Signature]</i> <i>9/2/2020</i>	

Activity I: Assembling and disassembling of a computer

Objective: To demonstrate the functional units of a system.

Assembling of a system: A PC computer is a modular type of computer, it can be assembled using hardware components made by different manufacturers, so as to have a custom built computer according to one's specific needs.

Disassembling of a system: When referring to hardware, **disassemble** is the process of breaking down a device into separate parts. A device may be disassembled to help determine a problem, to replace a part, or to take the parts and use them in another device or to sell them individually.

Activity to be performed by students: Identify the different parts of the system including its interconnection. Observe the assembly and disassembly procedure.

Answer the following questions.

1. Write down the detailed procedure to assemble a system.
2. Explain how troubleshooting a system helps to trace and correct the faults in a system
3. List out the procedure to install extra memory card to a system
4. With a diagram explain different cables used to connect function units in a system.
5. Discuss the safety precautions one should take while removing components of a system



MARKS:

Name:	Keerthana Ningaraju	Branch:	CSE
USN/Roll No.:	1MS1PC5059	Sem/Sec:	IV 'B'
Subject:	Computer Organization Lab	Subject Code:	

- Write Down the detailed procedure to assemble a system.
- Step 1: Remove side panels on case. After removing the case from the box. The panels removing from the case with thumb screws.
- Step 2: Insert motherboard - Before setting the board in, the I/O panel faceplate needs to be snapped into the location in the back of the case, into the location. Once the board is resting in the case, line up the first hole.
- Step 3: Check clearances - Being that the computer includes high performance components, some of them are large enough that clearance can become an issue.
- Step 4: Front Panel Connections - Attach the connections for the buttons, lights, USB ports and audio communication.
- Step 5: Install Power Supply - Cables that are needed are plugged into the unit.
- Step 6: Power motherboard - The largest motherboard power cable is to be connected.
- Step 7: Installing Optical Drive - The optical drive for the computer is a DVD/CD read/write combo.
- Step 8: Installing the hard drives - Computer uses 4 drives, two in raid and the rest for a main drive and miscellaneous storage.
- Step 9: Connect Cables - Connect the cables the hard drives and optical drives. The cables are keyed so they will only be in one direction into the board.
- Step 10: Installing RAM - The slots are keyed as are the RAM sticks, so make sure the notch is lined up.

Step 11: Install graphics cards and expand cards - the network card and audio card for the computer and connect into the slots below the graphics card.

Step 12: Cable Management - Organization and hiding cables for high airflow and security/safety

2. Explain how troubleshooting a system helps to trace and correct the failure in the system

A. Troubleshooting is a form of problem solving often applied to repair failed products or processes on a machine or a system. It is a logical, systematic search for the source of a problem in order to solve it and make the product or process operational again. Troubleshooting is needed to identify the symptoms. Determining the most likely cause is a process of elimination, eliminating potential causes of a problem. Finally, troubleshooting requires confirmation that the solution restores the product or process to its working

Step 1: Identify the problem

Step 2: Establish a theory of probable cause

Step 3: Test the theory to determine cause.

Step 4: Establish a plan of action to resolve the problem and implement the solution

Step 5: Verify the full system functionality and if applicable implement preventive measures

Step 6: Document findings, actions and outcomes

3. List out the procedure to install extra memory card to a system

A. Step 1 Disconnect the power cable from the system and if needed, unplug other back-panel cables so that you can

apply turn your system on to its side

Step 2: Remove the side panel to give you full access to the interior and locate the RAM access to the interior and locate the RAM slots. They're most commonly found next to the processor and its cooler. If there's already RAM in your system, eject it by pressing firmly on the tabs on the motherboard at either end of the slots

Step 3: To install the new RAM, line up the notches in the bottom of the sticks with the gaps in the slot on the motherboard. Make sure the wings at either end of the slots are pushed back, so that they are tucked away from the RAM. As it does the wings will clamp in and hold the memory securely

Step 4: Once the sticks have clicked into it confirm that the wing clips are locked in to hold the sticks firmly in their slots and then close the PC back up. Plug all the cables back in and try to boot the system

4. With a neat diagram explain different ~~cable~~ cables used to connect functional units in a system

A. 1. VGA Cable:

Also known as D-sub cable, analog video cable. Connect one end to computer monitor, television. Connect other end to VGA port on computer

2. DVI Cable

Connect one end to computer monitor. Connect other end to DVI port on computer

3. HDMI Cable

Connect one end to computer monitor, television. Connect other

end to computer monitor, television. Connect other end to HDMI port on computer.

4. PS/2 Cable:- Connect one end to PS/2 keyboard, PS/2 mouse. Connect other end to PS/2 ports on computer. Purpose PS/2 port: keyboard. Green PS/2 port: mouse.

5. Ethernet cable:- Connect one end to router network switch. Connect other end to ethernet port on computer.

6. USB cable:- Connect one end to USB drive, device. Connect other end to USB ports on computer.

7. Computer Power Cord (Kettle plug): Connect one end to AC power socket. Connect other end to power supply unit, computer & monitor.

Diagram:



1) VGA cable



2) DVI cable



3) HDMI cable



4) PS/2 cable



5) Ethernet cable



6) USB cable



7) Computer Power Cord (Kettle Plug)



Name:	Keethana Ningsayee	Branch:	CSE
USNRoll No:	1MS18CS059	Sem/Sec:	IV 'B'
Subject:	CO Lab	Subject Code:	

5. Discuss the safety precautions one should take while removing components of a system.
1. A few warnings and reminder before you start dismantling your computer tower to keep both your unit and yourself safe.
1. Fully shutdown and unplug the computer before you make any attempts to disassemble the tower.
 2. Take off any metal objects, on your arms or rings such as bracelets, rings or watches.
 3. Make sure your hands are completely dry to avoid damaging any mechanical parts as well as to avoid electrocution.
 4. Work in cool areas to avoid perspiration for the same reason as in the previous number.
 5. Before touching any part within the tower, put your hands against another metal surface to remove static charge, which may damage sensitive devices.
 6. Prepare a place to keep any screws you may remove. A container or piece of paper with labels for each part is ideal to avoid confusion between the similar-looking screws.
 7. Handle all parts with care. Place each piece you remove carefully down onto a stable surface.
 8. If a component does not come out easily, do not forcefully remove it.
 9. Be careful when handling the motherboard.

10. Never attempt to remove the power source, a box attached to the side or bottom of the unit to which all cables are connected.

11. When removing any cables, wires or ribbons make sure to grasp the wire at the base or head to keep it from breaking.

12. Be careful not to drop any small parts into unreachable areas such as into the computer fan or disk drive.

13. Take note that the three most damaging things to a computer are moisture, shock and dust.

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE

Tutorial -II

Programme: B.E.
Course: Computer Organization

Term: Jan to May 2020
Course Code: CS45

Name: *Karthana Ningaraju*
USN: *1MR1PC5099*

Marks: *10*/10

Date: *28/01/2020*

Signature of the Faculty:

[Signature]


Activity II: Demonstrating Datapath and instruction execution stages using MarieSim Simulator

Objective: To simulate inter communication between CPU and memory.

Simulator Description: MarieSim is a computer architecture simulator based on the MARIE architecture. It provides users with interactive tools and simulations to help them deepen their understanding of the operation of a simple computer. One can observe how assembly language statements affect the registers and memory of a computer system.

Activity to be performed by students:

1. Draw the interconnection between memory and a processor.



2. List out the steps required to execute an instruction.
3. Write and execute assembly language program to compute
 - i) $f = (g+h) * (i+y)$
 - ii) $d = b^2 - 4ac$
4. Describe the factors affecting the performance of a processor

3. Results and Snapshots:

2. List out the steps required to execute an instruction

Soln. 6 steps: (i) Fetch instruction
(ii) Decode instruction
(iii) Perform ALU operation
(iv) Access memory
(v) Update register file
(vi) update program counter

3 (i) LOAD G
ADD H
STORE A
LOAD I
ADD Y
STORE B
Loop, LOAD A
ADD F
STORE F
LOAD B
SUBT ONE
STORE B
SKIPCOND 400
JUMP Loop

LOAD F
OUTPUT
HALT
G, DEC 7
H, DEC 7
Y, DEC 1
I, DEC 4
A, DEC 0
B, DEC 0
F, DEC 0
ONE, DEC 1

(ii) ~~Loop~~

Loop, LOAD BX

ADD B

STORE B

LOAD D

SUBT ONE

STORE D

SKIPCOND 400

JUMP Loop

Loop, LOAD Y

ADD C

STORE C

LOAD F

SUBT ONE

STORE F

SKIPCOND 400

JUMP Loop

Loop, LOAD Z

ADD C

STORE C

LOAD A

SUBT ONE

STORE A

SKIPCOND 400

JUMP Loop

LOAD B

SUBT C

STORE ONE

LOAD ONE

OUTPUT

HALT

A, DEC 10

B, DEC 8

C, DEC 2

F, DEC 4

ONE, DEC 1

D, DEC 8

X, DEC 0

Y, DEC 0

Z, DEC 0



Name :	Kanthar Nigewajie	Branch :	CSE
USN/Roll No. :	1MS18CS059	Sem/Sec :	IV 'B'
Subject :	CO Lab	Subject Code :	

4(i) Processor clock : Processor circuits are controlled by a clock. It is a signal clock defines regular intervals - clock cycles to execute a machine instruction, the processor divides the action to be performed into a series of steps, each completed in 1 clock cycle. Length P of 1 clock cycle is important for processor performance, whose inverse is called the clock rate $R = 1/P$ cycles/sec is called KHz, Mega-millions, Giga-billions

(ii) Basic Performance Egn : $T = \frac{N \times S}{R}$ where N is no of ^{machine} instructions
 S = length of instruction
 R = clock rate (in cycles/sec)
 S = no of basic steps to execute 1 instruction
 T = processor time

for high performance, reduce T (by reducing N and S , increasing R)

(iii) Pipelining and supercalar operation : Pipelining is the overlapping execution of several instructions. This reduces no of clock cycles, we can achieve a higher degree of concurrency. Parallel paths are created. Execution of several instructions in every clock cycle called supercalar execution

(iv) Clock rate : 2 possibilities to increase clock rate (improving IC tech, make logic circuits faster, which reduce time to execute each step. Produces, R is increased. Secondly reducing amount of processing also work

(v) CISC and RISC

RISC Allow simple instructions which requires small number of basic steps to execute. A program will have more no of instructions i.e. $N = \text{max}$, $S = \text{min}$.

CISC Instructions are complex, number of basic steps to execute are more. A program will have less no of instructions i.e. $N = \text{min}$, $S = \text{max}$.

(vi) Compiler

translates high-level language into a sequence of machine instruction. Optimized compiler reduces $N \times S$, may rearrange program instructions to achieve better performance. High-quality compiler must be closely linked to processor architecture, they are often designed at the same time, with much interaction to achieve best results.


(vii) Performance measurement

Used to evaluate effectiveness of new features. used in marketing process, to choose computer models. It involves using time factor taken to execute benchmarked program SPECs. specific Per

specific Performance evaluation comparison

$$= \frac{\text{Running time on reference computer}}{\text{Running time on test computer}}$$

$$= \left(\prod_{i=1}^n \text{SPEC}_i \right)^{1/n}$$



label	opcode	operand	hex
000	LOAD	X	1004
001	ADD	Y	3005
002	STORE	Z	2006
003	HALT		7000
004	DEC	5	0005
005	DEC	5	0005
006	DEC	0	0000

Trace

Print

Input

Hex

IR	OUT	IN	AC	MBR	PC	MAR
2006	0000	0000	000A	0005	002	002
2006	0000	0000	000A	0005	003	002
2006	0000	0000	000A	0005	003	006
2006	0000	0000	000A	000A	003	006
2006	0000	0000	000A	000A	003	003
7000	0000	0000	000A	000A	003	003
7000	0000	0000	000A	000A	004	003

Assembly Labing 11/12/2020

Assembly Labing 11/12/2020

010 1004 1 1004 X
011 1005 1 1005 Y
012 1006 1 1006 Z
013 1007 1 1007
014 1008 1 1008
015 1009 1 1009
016 1010 1 1010
017 1011 1 1011
018 1012 1 1012

Assembly successful.


SYMBOL TABLE

Symbol | Address | Reference

X	014	1004
Y	015	1005
Z	016	1006

MARIE Data Path Simulator

Edit Stop Step Set Speed Set P and F Branch Cnt Help



label	opcode	operand	hex
000	LOAD	G	1011
001	ADD	H	1012
002	STORE	A	2015
003	LOAD	I	1013
004	ADD	Y	3014
005	STORE	B	2010
006	LOAD	N	1016
007	ADD	A	3015
008	STORE	N	2016

Trace

Print

Input

Hex

IR	OUT	IN	AC	MBR	PC	MAR
0000	0000	0000	0000	0000	000	000

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)
Department of CSE

Tutorial -III

Programme: B.E
Course: Computer Organization Course Code: CS45

Term: Jan to May 2020

Name: <i>Rimthara Nigamajin</i>	Marks: <i>7/10</i>	Date: <i>04/02/2020</i>
USN: <i>INSIR1009</i>	Signature of the Faculty: <i>[Signature]</i>	<i>11/2/2020</i>

Objective: To simulate ARM Instruction set using ARMSim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to perform basic arithmetic operations.
- 2) Write an ARM program to demonstrate the working of load and store instructions.
- 3) Write an ARM program to evaluate expression $f = (g+h) - (i+j)$
- 4) Write an ARM program to find the sum of all elements of an array.
- 5) Write an ARM program to find the factorial of a number.

Programs and the snapshots:

Basic Arithmetic operation

(i) `MOV R5, #10`
`MOV R6, #20`
`ADD R7, R6, R5`
`MUL R8, R6, R5`
`SUB R9, R6, R5`
`SWI 0x11`

Load and store
(ii) `MOV R0, #10`
`MOV R2, #0x00000040`
`STR R0, [R2, #0]`
`LDR R3, [R2, #0]`
`ADD R4, R0, R3`
`SWI 0x11`

(iii) $f = (g+h) - (i+j)$
`MOV R1, #20`
`MOV R2, #30`
`ADD R3, R1, R2`
`MOV R4, #40`
`MOV R5, #50`
`ADD R6, R1, R5`
`SUB R7, R3, R6`
`SWI 0x11`

(iv) Factorial

```
MOV R0, #3
MOV R1, R0
MOV R2, #1
MOV R3, #1
fact:
    MUL R2, R1, R2
    SUB R1, R1, R3
    CMP R1, #1
    BGE fact
    SWI 0x11
```


10	10
11	10
12	10
13	10
14	10
15	10
16	10
17	10
18	10
19	10
20	10
21	10
22	10
23	10
24	10
25	10
26	10
27	10
28	10
29	10
30	10
31	10
32	10
33	10
34	10
35	10
36	10
37	10
38	10
39	10
40	10
41	10
42	10
43	10
44	10
45	10
46	10
47	10
48	10
49	10
50	10
51	10
52	10
53	10
54	10
55	10
56	10
57	10
58	10
59	10
60	10
61	10
62	10
63	10
64	10
65	10
66	10
67	10
68	10
69	10
70	10
71	10
72	10
73	10
74	10
75	10
76	10
77	10
78	10
79	10
80	10
81	10
82	10
83	10
84	10
85	10
86	10
87	10
88	10
89	10
90	10
91	10
92	10
93	10
94	10
95	10
96	10
97	10
98	10
99	10
100	10

Homogeneity tested

01: (A) query
 02: (B) query
 03: (C) query
 04: (D) query
 05: (E) query
 06: (F) query
 07: (G) query
 08: (H) query
 09: (I) query
 10: (J) query
 11: (K) query
 12: (L) query
 13: (M) query
 14: (N) query
 15: (O) query
 16: (P) query
 17: (Q) query
 18: (R) query
 19: (S) query
 20: (T) query
 21: (U) query
 22: (V) query
 23: (W) query
 24: (X) query
 25: (Y) query
 26: (Z) query
 27: (AA) query
 28: (AB) query
 29: (AC) query
 30: (AD) query
 31: (AE) query
 32: (AF) query
 33: (AG) query
 34: (AH) query
 35: (AI) query
 36: (AJ) query
 37: (AK) query
 38: (AL) query
 39: (AM) query
 40: (AN) query
 41: (AO) query
 42: (AP) query
 43: (AQ) query
 44: (AR) query
 45: (AS) query
 46: (AT) query
 47: (AU) query
 48: (AV) query
 49: (AW) query
 50: (AX) query
 51: (AY) query
 52: (AZ) query
 53: (BA) query
 54: (BB) query
 55: (BC) query
 56: (BD) query
 57: (BE) query
 58: (BF) query
 59: (BG) query
 60: (BH) query
 61: (BI) query
 62: (BJ) query
 63: (BK) query
 64: (BL) query
 65: (BM) query
 66: (BN) query
 67: (BO) query
 68: (BP) query
 69: (BQ) query
 70: (BR) query
 71: (BS) query
 72: (BT) query
 73: (BU) query
 74: (BV) query
 75: (BW) query
 76: (BX) query
 77: (BY) query
 78: (BZ) query
 79: (CA) query
 80: (CB) query
 81: (CC) query
 82: (CD) query
 83: (CE) query
 84: (CF) query
 85: (CG) query
 86: (CH) query
 87: (CI) query
 88: (CJ) query
 89: (CK) query
 90: (CL) query
 91: (CM) query
 92: (CN) query
 93: (CO) query
 94: (CP) query
 95: (CQ) query
 96: (CR) query
 97: (CS) query
 98: (CT) query
 99: (CU) query
 100: (CV) query
 101: (CW) query
 102: (CX) query
 103: (CY) query
 104: (CZ) query
 105: (DA) query
 106: (DB) query
 107: (DC) query
 108: (DD) query
 109: (DE) query
 110: (DF) query
 111: (DG) query
 112: (DH) query
 113: (DI) query
 114: (DJ) query
 115: (DK) query
 116: (DL) query
 117: (DM) query
 118: (DN) query
 119: (DO) query
 120: (DP) query
 121: (DQ) query
 122: (DR) query
 123: (DS) query
 124: (DT) query
 125: (DU) query
 126: (DV) query
 127: (DW) query
 128: (DX) query
 129: (DY) query
 130: (DZ) query
 131: (EA) query
 132: (EB) query
 133: (EC) query
 134: (ED) query
 135: (EE) query
 136: (EF) query
 137: (EG) query
 138: (EH) query
 139: (EI) query
 140: (EJ) query
 141: (EK) query
 142: (EL) query
 143: (EM) query
 144: (EN) query
 145: (EO) query
 146: (EP) query
 147: (EQ) query
 148: (ER) query
 149: (ES) query
 150: (ET) query
 151: (EU) query
 152: (EV) query
 153: (EW) query
 154: (EX) query
 155: (EY) query
 156: (EZ) query
 157: (FA) query
 158: (FB) query
 159: (FC) query
 160: (FD) query
 161: (FE) query
 162: (FF) query
 163: (FG) query
 164: (FH) query
 165: (FI) query
 166: (FJ) query
 167: (FK) query
 168: (FL) query
 169: (FM) query
 170: (FN) query
 171: (FO) query
 172: (FP) query
 173: (FQ) query
 174: (FR) query
 175: (FS) query
 176: (FT) query
 177: (FU) query
 178: (FV) query
 179: (FW) query
 180: (FX) query
 181: (FY) query
 182: (FZ) query
 183: (GA) query
 184: (GB) query
 185: (GC) query
 186: (GD) query
 187: (GE) query
 188: (GF) query
 189: (GG) query
 190: (GH) query
 191: (GI) query
 192: (GJ) query
 193: (GK) query
 194: (GL) query
 195: (GM) query
 196: (GN) query
 197: (GO) query
 198: (GP) query
 199: (GQ) query
 200: (GR) query
 201: (GS) query
 202: (GT) query
 203: (GU) query
 204: (GV) query
 205: (GW) query
 206: (GX) query
 207: (GY) query
 208: (GZ) query
 209: (HA) query
 210: (HB) query
 211: (HC) query
 212: (HD) query
 213: (HE) query
 214: (HF) query
 215: (HG) query
 216: (HH) query
 217: (HI) query
 218: (HJ) query
 219: (HK) query
 220: (HL) query
 221: (HM) query
 222: (HN) query
 223: (HO) query
 224: (HP) query
 225: (HQ) query
 226: (HR) query
 227: (HS) query
 228: (HT) query
 229: (HU) query
 230: (HV) query
 231: (HW) query
 232: (HX) query
 233: (HY) query
 234: (HZ) query
 235: (IA) query
 236: (IB) query
 237: (IC) query
 238: (ID) query
 239: (IE) query
 240: (IF) query
 241: (IG) query
 242: (IH) query
 243: (II) query
 244: (IJ) query
 245: (IK) query
 246: (IL) query
 247: (IM) query
 248: (IN) query
 249: (IO) query
 250: (IP) query
 251: (IQ) query
 252: (IR) query
 253: (IS) query
 254: (IT) query
 255: (IU) query
 256: (IV) query
 257: (IW) query
 258: (IX) query
 259: (IY) query
 260: (IZ) query
 261: (JA) query
 262: (JB) query
 263: (JC) query
 264: (JD) query
 265: (JE) query
 266: (JF) query
 267: (JG) query
 268: (JH) query
 269: (JI) query
 270: (JJ) query
 271: (JK) query
 272: (JL) query
 273: (JM) query
 274: (JN) query
 275: (JO) query
 276: (JP) query
 277: (JQ) query
 278: (JR) query
 279: (JS) query
 280: (JT) query
 281: (JU) query
 282: (JV) query
 283: (JW) query
 284: (JX) query
 285: (JY) query
 286: (JZ) query
 287: (KA) query
 288: (KB) query
 289: (KC) query
 290: (KD) query
 291: (KE) query
 292: (KF) query
 293: (KG) query
 294: (KH) query
 295: (KI) query
 296: (KJ) query
 297: (KK) query
 298: (KL) query
 299: (KM) query
 300: (KN) query
 301: (KO) query
 302: (KP) query
 303: (KQ) query
 304: (KR) query
 305: (KS) query
 306: (KT) query
 307: (KU) query
 308: (KV) query
 309: (KW) query
 310: (KX) query
 311: (KY) query
 312: (KZ) query
 313: (LA) query
 314: (LB) query
 315: (LC) query
 316: (LD) query
 317: (LE) query
 318: (LF) query
 319: (LG) query
 320: (LH) query

[illegible]

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E.
2019
Course: Computer Organization
CS45

Term: Jan to May

Course Code:

Activity IV: Executing ARM programs using ARMSim simulator.

Name: <i>Karthika Nithya</i>	Marks: <i>/10</i>	Date: <i>11/02/2020</i>
USN: <i>19M1PC1059</i>	Signature of the Faculty:	

Objective: To simulate ARM Instruction set using ARMSim simulator.

Simulator Used: ARMSim 1.91 is a desktop application running in a Windows environment. It allows users to simulate the execution of ARM assembly language programs on a system based on the ARM7TDMI processor.

ARM enables the users both to debug ARM assembly programs and to monitor the state of the system while a program executes.

Activity to be performed by students:

- 1) Write an ARM program to generate Fibonacci Series.
- 2) Write an ARM to search an element in an array and print Y if found and print N if not found.
- 3) Write an ARM program to find the length of a string and copying one string to another.

Results/Conclusions and Snapshots: Take the snap shot of registers file and memory view



MARKS :

Name :	Karthik Ningargi	Branch:	CSE
USN/Roll No. :	IMS18C8069	Sem/Sec:	IV 'B'
Subject :	CD Lab	Subject Code:	

```
1). mov R0, #0
   mov R1, #1
   mov R2, #5
   mov R3, #0
   LDR R4, =0x00002000
   mov R6, #0
   LOOP: STR R0, [R4, R5]
         ADD R6, R0, R1
         mov R0, R1
         mov R1, R6
         ADD R5, R5, #4
         ADD R3, R3, #1
         CMP R3, R2
         BLT LOOP

   SWI 0x11
```

```
2). mov R0, #4
   mov R4, #'n'
   mov R1, #25
   LDR R0, =0x00002000
   mov R5, #4
   LOOP: LDR R3, [R0, R5]
         SUB R0, R0, #1
         ADD R5, R5, #4
         CMP R1, R2
         BEQ print
```

```

ldr r0, =array
bcs afterloop
str r0, [r8, r5]
add r5, r5, #4
mov r1, r0
mov r0, #start cout
swi SWI_Print
add r4, r4, #1
ldr r1, =NewLine
swi SWI_Print
bcl loopstart

```

afterloop:

```

mov r5, #20
loop: ldr r2, [r8, r5]
      sub r4, r4, #1
      sub r5, r5, #4
      mov r1, r2
      mov r0, #start cout
      swi SWI_Print
      ldr r1, =NewLine
      swi SWI_Print
      cmp r4, #0
      beq end
      bne loop

```

```

end:  mov r0, r4
      swi SWI_Close

```

Exit

```

swi SWI_Exit

```


Computer Organization Lab

Activity VI: Designing memory system using Logisim simulator.

Name: Keerthana Ningaraju	Date: 20/04/2020
USN: 1MS18CS059	Signature of the Faculty:

Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students

List out the steps in designing memory system

1. Add the two i/p pins, name them A and B.
2. Add an and-ex-or, nor gates and a 1-bit adder.
3. Connect the A's and B's of all the gates to their respective pins.
4. Add an output pin and name it result.
5. Add a 6-bit multiplier with 3 select bits.
6. Connect outputs of all the gates to the mux.
7. Connect 3-bit input to run.
8. Add i/p pin to Cn, and output pin to cout.
9. Add an ex-or gate, connect its i/p to cout, the first i/p must be connected to A and then second to another i/p pin sub.
10. Add another i/p and name it less, connect it to the mux.
11. Add an o/p pin and name it set, connect it to the o/p of the adder circuit.

Observations and Snapshots:





MARKS FOR DIFFERENT CRITERIA	MARKS OBTAINED
Exploring of Tool : 2M	
Execution: 6M	
Documenting the Work and Results:2M	
Total: 10M	

Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/04/2020
USN: 1MS18CS059	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.



Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system

- 1). Add a RAM with separate load & store selected
- 2). Add a counter and count 0 to A of the RAM
- 3). Add a controller buffer and connect its output to the paper
- 4). Add a controller buffer and connect its output to the RAM
- 5). Add a TTY unit & with 32 rows and columns, make the connections with RAM
- 6). Add a 7-bit random number generator, connect a end to 0
- 7). Add another controlled buffer, connect the TTY, also add an input pin to the buffer
- 8). Connect the output of the second buffer to the counter
- 9). Connect a button to the counter

Observations and Snapshots:



Ramaiah Institute of Technology
(Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E
Course: Computer Organization

Term: Jan to May 2019
Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Keerthana Ningaraju	Marks: /10	Date: 20/05/2020
USN: 1MS18CS059	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students:

With diagram demonstrate the execution of the following instructions using pipelining technique.

lw \$10,20(\$1)

sub \$11, 42, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6



Time (in clock cycles) →

Program
Execution
Order

CU CE2 CE3 CE4 CE5 CE6 CE7 CE8 CE9

lw \$t0, 20(\$t1)



Sub \$t1, \$t2, \$t3



add \$t2, \$t3, \$t4



lw \$t3, 20(\$t1)



v add \$t4, \$t5, \$t6



Observations and Snapshots: Take the snap shot of CPU statistics and pipeline design.

