Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Course: Computer Organization Term: Jan to May 2020 Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Neville Joseph Roy	Marks: /10	Date:18/05/2020
USN:1MS18CS082	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:


List out the steps in designing ALU Building A 1-Bit ALU · Select and paste the basic gates ie the AND, OR, NOR, XOR gates on the screen. · Select an adder for ADPSUB operations Select and paste 2 inpute A and B and I output RESUR for the gates and make the respective conditions. Select a MUX with 3 iselect bits and give the output of each gate as input for the MUX and give its output to the Output posted earlier. · select a 3 data but unput for the iselect line of the MUX · Select an unput for the c-in and output for c-out of the adder. To make the adder subtractor, select a XDR gate whose input is one of the unitial unputs (B) and SUB unput and output is given as the Binput of adder. This allows for A-B. · Create another unput hele and add ut as Input to the MUX · Select another Output SET which getets signal from op of addu · Switch to object view A resize and name the terminale as needed


BUILDING AN 8-BIT ALU

- · Create an empty object .
- · Prag & I- Bet ALU onto The server.
- · select a SPLITTER with & Fan out, and 8 bit width.
- . Select an 8-bit unput and connect it do the input for the SPLATTER
- . This is far unput A. Repeat the same process for input B.
- · lonnect each of the splitter outputs, of both splitters, to the A and B unputs of the 1 bit ALV respectively.
- · Conned the C-out of a 1-bit ALU to the C-in of the next ALU and continue for all & ALU'S, except for the first & last ALU'S.
- . Select a 3-bit unput and connect ut to the OP of all the ALU'S
- . Select a unput SUB and connect ut to the SUB unput of all ALU'S
- · Since for the Subtract function Both SUB and C-in formadder must be I, connect the same SUB unput to the C-in input of all ALVs.
- · Connect the SET of the last ALU to the LESS of the first ALU and the LESS unpid of all the other ALUS are used to 0 by connecting ut to a CONSTANT object.
- Select anothe 8 Fan out splitter which takes the Result of all ALUS as unput and the output is connected to an 8-Data bit output.
- · For the EQUAL TO operation, relect a NOR gate with 8 unputs, which ut vecieves from the RESULT of each ALU and a 16H output to show whether result is 0.

Snapshots:

1-BIT ALU





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Course: Computer Organization Term: Jan to May 2020 Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Neville Joseph Roy	Marks: /10	Date:18/05/2020	
USN: 1MS18CS082	Signature of the I	Signature of the Faculty:	


Objective: To simulate the writing operation on memory.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

	Activity to be performed by students:
	List out the steps in designing memory system
•	Add a RAM with reparate load and intore selected.
•	Add a counter and convert & to A of the RAM
	Add a controller buffer and convert uts 0/p to RAM
	Add a wlock and connect to The 1/p of the buffer.
•	Add a TTY worth 82 nows and columns Make the connection with RAM.
	Make the connection with RATE
	VIda 7 bit trandom mumber generators, contract Q to
	Add another controlled buffer connect it to 117. Also
	add an unp pin to the ouggs
ŧ	Connect the ofp of the second buffer to the counter
	Connect a button to the counter.

Observations and Snapshots:







Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E

Course: Computer Organization

Term: Jan to May 2020 Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Neville Joseph Roy USN:1MS18CS082	Marks: /10 Date:18/04/20	
	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students: With diagram demonstrate the execution of the following instructions using pipelining technique. \$10,20(\$1) \$11, 42, \$3 add \$12, \$3, \$4 \$13, 24(\$1) add \$14, \$5, \$6 Access CCH Jinne (in clock eycles) decode (in eastern chon Lxeculon Program

