Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Praharsh	Marks: /10	Date:
USN:1MS18CS090	Signature of the	Faculty:

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

st out the steps in designing ALU	

- I) hist out the steps in designing ALV
 - (i) Add the 2 ilp pins, manne them A & B.
 - (ii) Add or, and ex-or, nor gate and a 1-bit address (iii) convert the A's of B's of all the gates to the subsective bins. respective pins.
 - (iv) Add an outfut fin of mame it Result.
 - (v) Add a 1-lit multiplier with 3-select bits
 - (vi) somet 3-bit input pin to mux.
 - (vii) Connect outputs of all the gates to the muse.
 - (Viñ) Add ilp fin to Cin, outfut fin to Cont.
 - (ix) Add iff on en-or gate. Connect its of to Cont The first & If must be connected to B and second to another ip pin sub.
 - (x) Add another i/P and name it less. Convert it
 - (xi) Add om output fin and name it set women't it to the OfP of addr unit.

Snapshok.



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Praharsh	Marks: /10	Date:	
USN:1MS18CS090	Signature of the	Faculty:	

Objective: To simulate the writing operation on memory.

Activity to be performed by students:


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

List out the steps in designing memory system

Name: Praharsh B. IMS18 CS 090 /4 B

- 1) hist out the steps in designing memory system (1) Add a RAM with separate load and store selected
- (ii) Add a controller buffer and cornect its 0/p to the
- (iv) Add a clock and would to the i/P of the buffer
- (v) Add a TTY mint with 32 rows and to columns. Make the somethors with RAM.
- (vi) Add a 7. bit random number generator, sonvert Q to D.
- (vii) dold another controlled buffer, convert to TTY.
 Also add an i/p pin to the buffer.
- (VIII) Convert the outfant of the second briffer to the counter.
- (1x) Convert a britton to the counter.

Anapshots:



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name: Praharsh	Marks: /10	Date:
USN:1MS18CS090	Signature of the F	aculty:

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.


Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

1th	diagram demonstra	te the execution of the following instructions using pipelining technique	nique.
V	\$10,20(\$1)		
	\$11, 42, \$3		
	\$12, \$3, \$4		
	\$13, 24(\$1)		
d	\$14, \$5, \$6		

to hat 7	Name:	Name: Pachassh	9	1MS18 (S090	060	4,B'			
program execution		Time (in clock eyeles)	yeles).						
(in instruction)	100	200	cc3 (1 477	((5)	Cec	667	877	603
(the \$10,20 (\$1)	Gusteruction	Austruction devote	Erecution	Pater	where				
84, \$2,\$3		Sustanctions	Instruction Execut-	Execut-	Date	weite back			
add \$12, \$3, \$4			Austonation	Gustanti	Evecution	Bate	weite Leach		
J. Las \$ 13,24(\$1) and \$ 14,\$5,\$6.				Instruction	gustruti- quetaution Execution futch	Execution	dete	voile back	
					Instruction Liter	Austruction Justineton filed duode	gent-	data	white



Snapshots:

