Ramalah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity V: Designing an ALU to perform arithmetic and logical functions using Logisim simulator.

Name: Gautham Lankapalli	Marks: /10	Date:
USN:1MS18CS061	Signature of the Faculty:	

Objective: To simulate the working of Arithmetic and Logical Unit using simulator.


Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Activity to be performed by students:

List out the steps in designing ALU	

Name: Gaukam. L USN: IMS18C506 SEM: 4-B

- 1) dist out the steps in designing ALU.
- (i) Add the 2 i/p pine, name them A and B.
- (ii) Add of, and, ex-or, not gates and a 1-bit address.
- (iii) Convert the A's and B'S of all the gates to their respective ping.
- (ir) Add an output pin and name it result.
- (V) Ald a 1-bit multiplier with 3-select bits.
- (Vi) Connect outputs of all the gates to the mux.
- (Vii) Connect 3 bit input pin to Mux.
- (Viii) Add i/P pin to cin, output pin to out.
- (ix) Add snother i/p and name it less. convert it to the new.
- (X) Add an output for and name it get connect it to the of of adder.





Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VI: Designing memory system using Logisim simulator.

Name: Gautham Lankapalli	Marks: /10 Date:	
USN:1MS18CS061	Signature of the Faculty:	

Objective: To simulate the writing operation on memory.

Simulator Description: Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller sub circuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.

Activity to be performed by students:

List out the steps in designing memory system			

Name: gautham. L USN: INIS18CSO61 SEM: 4-B

1) List out the steps in designing number system.

(i) Add a RAM with seperate Load and store selected.

(ii) Add a Counter and Cornect Q to A of the Ram.

(iii) Add a controller buffer and connect Its off to the Ram.


(iv) Add a clock and correct to the i/p of the buffer

(V) Add a TTY unit with 32 hours and Columns, Make the connections with Ram.

(Vi) Add a 7-bit handom rumber generator, connect q to D.

(vii) connect the output of the second buffer to the counter.

(VIII) Connect a button to the counter.



Ramaiah Institute of Technology (Autonomous Institute, Affiliated to VTU)

Department of CSE

Programme: B.E Term: Jan to May 2019
Course: Computer Organization Course Code: CS45

Activity VII: To simulate advantages of using pipeline technique in executing a program.

Name:	Marks: /10	Date:	
USN:	Signature of the Fa	Signature of the Faculty:	

Objective: To learn and analyze the performance of the CPU by overlapping of instructions using CPUOS-SIM simulator.

Simulator Used: CPUOS-SIM is a software development environment for the simulation of simple computers. It was developed by Dale Skrien to help users to understand computer architectures.

Modern CPU's contain several semi-independent circuits involved in decoding and executing each machine instruction. Separate circuit elements perform each of these typical steps:

- Fetch the next instruction from memory into an internal CPU register.
- Decode the instruction to determine which function sub-circuits it requires.
- Read any input operands required from high-speed registers or directly from memory.
- Execute the operation using the selected sub-circuits.
- Write any output results to high-speed registers or directly to memory.

Separate sections of the CPU circuitry are used for each of these steps. This allows these circuit sections to be arranged into a sequential pipeline, with the output of one step feeding into the next step.

Activity to be performed by students: With diagram demonstrate the execution of the following instructions using pipelining technique. lw \$10,20(\$1) sub \$11, 42, \$3 add \$12, \$3, \$4 lw \$13, 24(\$1) add \$14, \$5, \$6

658 669					Note Fuck
•				tarte bark	Dali.
£ 273			Wite buk	Delt.	Evanta Dala
777		wite back	Dali	Exendir	Jaylen- -cition Acturale
577	wite	Dalt Sacen	Execulto	Inter-	\$25.77 \$2.77 \$1.27
437	Bata	Ante recen	Instru- tion Accorde	Inetanetio fe teh	
(2) (2) (2) (2)	Ereulion	Irshu - clion dework	Instruc-		
clouk CC2	Jprobiu- -ction decerte	Aritur- ettisi petek			
Fine (in clork	Arstmelin Irsbiu- fetel decerte		,		•
Program execution	pu \$10,20(\$1)	Sub \$ 11, \$2, \$3	24 \$12,\$ 3,44	le \$13,24(\$1)	adol \$14,\$5,\$6
00 00					

