Interrupt Processing:

The basic method of interrupting the CPV is done by activating a control line that sonnects the intersupt source to the CPU.

AND THE STREET OF THE STREET OF THE STREET

CPU >\* secognizes the presence of interrupt

\* executes a specific interrupt handling program.

\* determines the address (branch address) of the interrupt handling program.

interrupt Processing Simple

Hardware


Device controller or other system hardware issus an interrupt

Processor finishes execution of surrent instruction

Processor signals acknowledgement) of interrupt

Processor pushes PSW and PC, on to the control stack

Processor Loads new PC value based on interrupt



#### Design issus:

- Two design issues in implementing the Interrupt I/O.


  1 To determine which device issued the interrupt from multiple devices.
  - 2) if multiple devices interrupts have occurred, how does the the processor decide which one to process.

#### Issell's Device identification

4 Techniques exist.


- -> Multiple intersupt lines
- → software Poll
- > Daisy chain (Hardware Poll, vectored)
- · > Bus Arbitration (Vectored)

#### Multiple Interrupt Lines:



- > immediate recognition of device.
- > impractical approach.

muttiple serturupt line system



#### Software Poll:

- when processor detects the interrupt, it branches to an interrupt service-routine whose job is to poll each I/o module to determine which module caused the interrupt.
- => Time consuming
- => Priority is can be implemented by defining polling sequence.

# Vectored Interrupt using Daisy chaining: (Hardware Poll)

- >> All I/o module shares common interrupt sequest line
- -> The interrupt acknowledgement line is daisy chained through the modules.
- when a processor senses the intercept, it sends out an intersuft asknowledge propagating through a series of I/o module until it gets a requesting module
- The requesting module & responds by placing a word on data lines: This word is referred referred to as vector.



Bus Arbitration Technique: - ( vectored interrupts )

-> with bus arbitration technique, an I/o module first gain control of bus before it can raise the interrupt request line.

A CANADA CONTRACTOR CONTRACTOR AND A CONTRACTOR CONTRAC

the company of the problem and the consideration of the constitution of the constituti

Company of the control of the contro

Total-park at the Rose bearing the same and the

-> Thus only one module can raise the line at a time.

#### types of Interrupts:

Program interrupts

These are generated by some condition that occurs as a result of an instruction execution such as: Amit

- -> Anthonetic Overflow
- → Division by zero → Execution of illegal machine instruction
- segment limit violation
- > Execution of privileged instruction

#### Timer Interrupts

These are generated within the processor. This allows operating system to perform certain operations on segular baris.

#### Input-output interrupts:

These are generated for initiation or completion of I/o operations. I/o failure or I/o error too can generate an interrupt.

### Hardware Failure Interrupts

These are generated by a failure; such as force failure or memory fairty error.

# Interrupts vs. Exceptions;

An interrupt is generated by a signal from hardware, and it may own at Random times during execution of a program.

An exception is generated from software, and it is provoked by the execution of an instruction.

#### Hardware and Software interrupts

- → when microprocessor seceive interrupte signals through pins (hardware)
  of microprocessor. These are known as Hardware interrupte
- Is Software interrupts are those which are inserted in the between the program which means there are mnemonics of the microprocessor

# vectored and non vectored interrupts

- In vectored interrupts, the source (ordevice) that interrupts supplies the branch information to the computer.
- In a non-vectored interrupt, the branchaddress is assigned to a fixed location in the memory.

- Maskable interruple are those which san be disabled or ignored by the microprocessor
- Non-maskable: which can not be disabled or ignored by the

## Types of interrupts:

- 4 categories
  - -> Program interrupts
  - -> Timer interupts
  - -> Input output interrupts
  - -> Hardware failure


### Direct memory Access !-


- → Both interrupt driven and programmed I/o require involvement of CPV for data transfer.
- -> CPV can be better utilized for program execution.
- a desired effect on the system performance.
- > DMA increases the speed of I/O tearisfer by eliminating the role played by CPU in I/O operations.
- a DMA module can be used.

# when I/O is requested, the CPV instructs the DMA module about the operation, by providing information: DMA operates in the following ways:

- -> Source address
- > Target address
- -> Read / write
- -> Number of words to be read or written.
- evith number of begtes to be transferred and starting adds
  memory location respectively.

- The DMA controller transfers the data directly from or to main memory. After, a word is transferred. Data count (or word count register) and Address register are updated.
- → If the data count segister has not seached zero but the I/O device is not seady to send or seceive the data, the DMA controller seleases the system bus to CPV by deactivating DMA sequest line.
- if data count register is decremented to zero, DMA controller finally relinquishes the control of system bus. It may also send an interrupt signal to CPV to inclicate the end of data transfer.





- > The CPU activates the Bus Grant' (BG) output to inform the DMA controller.
- -> roben DMA terminates the transfer, at disable the bus request line.

  CPV disables the bus grant, takes control of buses and returns it to its normal operation.

# DMA Data Transfer modes?

- → DMA block transfer
- Cycle stealing mode
- -> Transparent DMA.

3 An DMA block transfer technique, a block of data of 1) DMA Block Transfer:arbetrary tength can be transferred in a single burest.

-> This DMA mode is needed for secondary memories like disk drivers, where data transmission can not be stopped or stowed slowed without loss of data.

# (2) cycle steading Mode:

In eycle stealing mode, the DMA controller is allowed to transfer one word at a time, after which it must return the control of the bus to the CPV.

\* DMA module must use the bus only when the processor does not need it, or it must force the processor to suspend operation. temporarily.

Note that this is not an interrupt; the processor does not save Rather, processor pauses for one bus cycle. The overall effect is a context and do something else. to cause the processes to execute more stowly. Nevertheless, for a multiple-word I/O transfer, DMA is far more efficient than interrupt driven are programmed I/O.

# (3) Transparent DMA:

In teransparent DMA, DMA is allowed to steal only those cycles when the CPU is not using the system bis. covidoes not require to have control of system bus during Decode instruction or execute instruction phase

\* DMA teansferring data during transparent DMA does not have any adverse effect on CPV feeformance.