

MP UNIT 1 - microprocessor unit 1 notes

Microprocessor (Dr. A.P.J. Abdul Kalam Technical University)

Evolution of Microprocessors

4 bit Microprocessor -: The first up was introduced in 1971 by intel. 9+ was named intel 4004 as it was a 4bit up. (1st Generation)

*) 9+ could perform simple asithmetic (like addition and subtraction) 4 logical (like AND, or) operations.

8 bit Microprocessor -: (2nd Generation from 1974 to 1978)

- *) The have 8 bit data bus.
- *) They have 5 times greater speed than 4 bit processors and 5 times less area and execution time.
- *) exp=) 8086 and 8085 by intel, Motorola 6800 + 6801 Zilog-80.

16 bit Microprocessor -: (3rd generation, 1978 to 1982)

- *) Third generation up's uses HCMOS technology and implement RISC based architecture.
- *) exp=) 8086 and 80286

32 bit Microprocessor-: (4th Generation, 1982 to 1993)

- *) uses Hamos technology
- *) con process multiple instructions per clock cycle.
- *) exp=) intel 80386, 80486, Motorola 68020

64 bit Microprocessor - (5th Generation, From 1993 onwards)

- *) They have more than 10 millions (1 crore) transistors on it.
- *) 64 bit data bus

Name	Year	Transistors	Data bus	Clock speed	Memory
8080	1974	6000	8 bit	2 MH2	64KB
8085	1976	6500	8bit	5 MH2	64 KB
8086	1918	29K	16 bit	5MHZ	1MB
80286	1982	134 K	16 bit	6 MH2	16 MB
80386	1985	274K	32 bit	16MHZ	498
80486	1989	12M	32 bit	25MH2	468
Pentium	1993	31M	32/64bit	60MH2	448
Pentium II	1997	75 M	64 bit	233MH2	64 GB
Pentium III	1999	95 M	64 bit	450 MH2	64 GB
Pentium IX	2000 This docume	420 M nt is available free of charge	e on Stu	64 GB	




Fig: General architecture of microprocessor

6

(C.

Azithmetic and Logic Unit (ALU) -: This unit performs mathematical computations such as addition, subtraction, division and boolean functions (logical operations like AND, OR etc). The ALU also executes compazisions and logical testing.

*) The CPU or processor transmits signal to the ALU, which interprets the instruction and perform the calculation.

Registers -: Registers are used to hold on store binary data temporarily. These registers can be used to store general data, instruction codes, intermediate result of any logical or mathematical operation.

Some registers are also used as part of a instruction such as Accumulator (A). most common registers of microprocessor are Program counter (PC), stock pointer (SP), intruction register.

Control Unit -: Control unit consists of different components such

logic circuits. All these components work together to neceive and transmit signals from different components of microprocessor.

for example * The Instruction decoder interprets the instruction and take action according to the instruction.

*) The clock sends signal that synchronize and ensure timely execution of instruction and processes.

Downloaded by ashutosh thakur (213015486@ipec.org.in)

- Buses -: Microprocessor have a system of buses to move different type of data.
- *) The data bus transfers data between the CPU and RAM.
- *) The control bus sends necessary information to coordinate and control multiple tasks.
- *) The address bus holds the address of RAM/ROM locations.

Cache Memory -: Some advance microprocessors have memory cache, which Metains the last data used by the CPU.

*) Memory caches speed up the computing process, because the CPU does not have to go to the slower RAM to retrieve data.

Addressing Modes

The operation field of an instruction specifies the operation to be performed. The way any operand is selected during the program execution is dependent on the addressing mode of the instruction. The format of instruction is given below

operation code operand

operation code operand can be 1,2023

specifies the type which specifies where the operation has to be performed.

The purpose of using addressing mode is as follows


- i) To give the programming versatality to the uses.
- ii) To reduce the number of bits in addressing field of instruction.

Type of Addressing Modes -:


1) Immediate mode -: In this mode operand is specified in the instruction itself.

Exp = ADD 7; which says Add 7 to the contents of Accumulator 7 is the operand here.


2) Register mode -: In this mode the operand is stored in the register



- 3) Register indirect mode In this mode, the instruction specifies the register whose content give us the address of operand stored in memory.
 - *) The riegister contains the address rather than operand itself.




4) Direct addressing mode -: In this mode, effective address of operand is present in the instruction itself.




Exp= ADD B, 4000H; add the content of B with content of 4000H. Here 4000H is the effective address where operand is present.

- 5) Indirect addressing mode -: In this mode, the instruction will give the address where the effective address is stored in the memory.
 - * This mode slows down the execution.



6) Displacement 02 Index addressing mode-s In this mode the content of indexed fregister is added to the address part of the instruction, to obtain the effective address of operand.

Effective address = Address given in instruction + indexed value



- *) The Displacement can be defined by Indexed register, Program counter or any normal register.
- \Rightarrow if the displacement is defined by program counter. EA = A + (PC)

=) if the displacement is by normal negisters only. EA = (R1) + (R2)

Here
$$EA = (R_1) + (R_2)$$
This document is available free of charge on **studoci**

Instruction Cycle

An instruction cycle is also known as fetch-decode-execute cycle. this process is repeated continuously by CPU from boot up (starting) turn ON) to shut down of computer.


following are the steps that occur during the instruction cycle.

1) Fetch the instruction -*) The instruction is fetched from the memory.

*) the address of the memory location will be given by the program counter (PC).

*) After fetching the instruction from memory it is placed in IR (Instruction Register).

- *) After Jetching operation PC is automatically incremented by 1.
- 2) Decode the instruction -: the instruction placed in IR is decoded by the decoder.
- 3) Read the effective address -: if there is an indirect address, the effective address is Head from the memory.
- 4) Execution of instruction. The control unit passes the signal to the functional unit of CPU to execute the operation given by instruction. The Hesult generated is stored in the main memory as sent to an output device.



Data Transfer Schemes

We can connect several input/output and memory peripherals to a microprocessor. All these device may differ in the speed of operation and data transfer.

Usually, when memory is connected to with the microprocessor , there is not a major difference in the processing speed.

But the problem arises when external peripherals are connected as input/output. A slow i/o device won't be able to transfer data at a satisfactory mate. His might lead to severe data losses, or the device might get damaged. to avoid this problem, a number of data tolonsfer schemes have been introduced

Data Transfer Schemes

Parallel Data Transfer

- 1) Programmed Data Transfer
 - i) Synchronous
 - ii) Asynchronous

- sezial Data Transfer
- 1. Synchronous Data Transfel
- 2. Asynchronous Data Transfer
- 2) Interrupt Doiven Data Transfer
- 3) Device or DMA Data Transfer
 - i) Burst or Block Transfer DMA
 - ii) Cycle steal or single and byte transfer DMA
 - iii) Transparent or hidden DMA

Programmed Ilo Data Transfer

- *) Data are transferred from an I/o device to CPU/memory and vice-Versa.
- *) this type of transfer is used when small amount of data has to be transferred.
- *) IN and our instructions are used in synchronous bronsfer.
- *) READY signal is used in Asynchronous transfer. this mode is also known as handshaking made.

Interrupt Oriven data Transfer -:

* The problem with programmed I/o transfer is that CPU has to wait long time for the I/o device to be gready for transmission or preception of data.

*) In the interrupt driven mode, the ito device maises a special signal called Interrupt, when he becomes meady to transfer

data.

1

DMA Tronsfer -:

- *) This type of transfer is used when there is a huge amount of data have to be transferred.
- *) The CPU releases the control of buses to external device for data transfer.
- *) A peripheral device called DMA controller takes over the buses and manage the transfer directly between the peripheral and the memory.

*) This is the fastest among all the schemes.

Timing Diagram

The timing diagram of microprocessor represents following terms -

- i) No. of clock cycles used
- ii) Duzation, delay and content of address bus
- iii) Type of operation (read / write / status signal)

with the help of timing diagram, one can understand the working of each instruction and its execution.


Impostant terms related to timing diagram

- 1. Instruction cycle -: 9t is defined as the no. of steps (clock cycles) required to by the cru to complete the entire process (Fetching and execution of instruction).
- 2. Machine Cycle -: 9t is the time sequired by the processor to complete the operation of
 - i) accessing the memory
 - ii) accessing the I/o device

In machine cycle various operations are performed like

*) opcode (operation code) fetch from memory

- *) Memory Head or write
- *) Ilo read or write
- 3. T-states -: Each clock cycle is called as T-state.



Instruction cycle = opeode fetch cycle (Fc) + Execution cycle (Ec)

Machine Cycle 1

Machine cycle2


process during opcode fetch-8

- *) During T1 state Pc generates address, where code is
- *) During T2 state -: opcode is ready to be read by the processor.
- *) Dusing T3 state -: opcode is stored in the instruction register.
- *) During T4 state -: processor will decode the opcode and provide necessory actions.

Interrupts

Interrupt is the method of Cheating a temporary halt during program execution and allows peripheral devices to access the microprocessor.

The microprocessor responds to that interrupt with an ISR (Interrupt Service Routine), which is a short program to instruct the microprocessor on how to handle the interrupt.



Hardware Interrupts -: A hardware interrupt is normally Created by the external device such as mouse,

Keyboard, pendrive etc.

- *) Whenever we click a mouse or top on a touch screen, we send an interrupt signal to the processor.
- *) Each input and output device has a unique intersupt sessice Queue setting on priority so that multiple devices do not create conflict.
- i) Maskable Interrupts: these interrupts can be enabled disabled by using programming instructions.

 Exp- INTR
- (ii) Non Maskable Interrupts -: these interrupts have high priority

 than maskable interrupts. the processor

 Can not ignore the non-maskable interrupt in any circumstances.

 Exp- timeout signal from times circuit.

 power down signals

Software interrupts -: software interrupts are used to handle errors and exceptions that occur while a program

is bunning.

- *) these interrupts allows the program to handle the cross before continuing.
- *) these interrupts are also used to break an infinite loop, which would cause a program to be unresponsive.

 This document is available free of charge on studocu

```
Memory
Address
              Mne monics
  2000
               LXI
                     SP, 2400 (H)
  2003
               LXI
                     B, 0000(H)
  2006
               PUSH
                      В
  2007
               POP
                      PSW
  2008
                                    ; DELAY storting at 2064(H).
               CALL
                      DELAY
  (200 E)
               OUT
                      01(H)
  2010
               HLT
                                         PUSH H
                       2064
                              DELAY :
                                         PUBH B
                      2065
                      2066
                                             B, 80 FF (H)
                                         LXI
save to
STACK
                      2069
                                   L1:
                                        DCX
                                              В
                                        MOV A, B
                       206A
                       206B
                                        ORA
                                              C
                       2069
                                        JNZ
                                             L1
                       206F
                                        RET
```

- *) When CALL instruction executed, the program flowwill transfer from main program to subroutine (DELAY). this is accomplished by placing the starting address of subroutine into program counter.
- *) Before changing the content of PC, the address of next to CALL instruction (200E) must be saved, so that after execution of subroutine, main program can execute.
- *) to save the content of PC (200E) internal Push open; ation is performed by the microprocessor after storing the content of PC, new content is loaded into program counter.
- *) When RET is executed the content of STACK is retrieved and loaded into program counter.

here Nesting Colls 2053 2001 2000 2050 Multiple 2052 2051 y 2055 2054 executed conditional Subroutime Her 2058(H). Main Program Fis the zero another. CALL OFFER 90 20 subsoutine will return from technique Ending Subrouting ON HEL Correy F to adRy Here <u>=3</u> flag Return Subroutine abard flog G' when return Subroutine R C gre Set i.e 209A subsoutines are 2098 2090 is (RET). 2090 2096 209E Subsoutine 1 Set ۵ and and trom conditional Subsoutine RET SF 0 20 C2 1 7.0 2=1 950 5 return technique 2050(H). called lı C COL Fee address also used 0 Pritter ٥ Subsouting 2 RE subsoutine ore 200 RZ 2000 which ove 2003 2002 2004 stored 2058(H) 2050(H) ۵ Buillos aub-motine 3. discussed STACK multiple studocu This document is available free of charge on

Downloaded by ashutosh thakur (213015486@ipec.org.in)

submouting

RET

2070(H)

Ad vanced

Submoutine

Concepts

From

+= calla

300

we have

Fat

Se

can

Subroutine

RISC and CISC Architecture

- 1. RISC 9t stands for "Reduced Instruction Set Computer." 9t is a type of processor architecture that uses a small set of simple instructions of uniform length. These instructions are normally executed in one clock cycle. (one instruction in one clock cycle).
- 2. CISC 9t stands for "complex Instruction Set computer" These processors have hundreds of instructions (large instruction set) of variable sizes. These instructions can interact with internal registers as well as internal memory to access data, each instruction execution requires one or more than one clock cycles.

Difference between RISC and CISC Architecture

RISC

*) very few instructions (<100)

- *) Main focus is on software i.e. Compilez has a complex functioning
- *) Fixed size instructions
- *) Can perform only register to register arithmetic operations.
- *) each instruction gets executed in one clock cycle.
- *) 9t does not support Array operations
- *) Program code is large so large memory required to sove the program code.
- *) RISC processors have large set of registers.
- *) 9t has simple hardware.
- *) Simple hordware leads to less energy consumption
- *) Heavy use of RAML
- *) Few (13-4) addressing modes

 exp => intel X86 processors, AMD

 processors used in Laptop 9

 desktops.

CISC

- *) lorge set of instructions (>100)
- *) Main focus is on hardware so compiler is simple.
- *) Variable size instructions
- *) can perform Reg to Reg, Reg to Mem and Mem to Reg. operations
- *) each instruction require one or more than one about cycles.
- *) 9t supports array operations.
- *) program codes are short, which require lesses memory to sove the program code.
- *) 9t has small set (or very few) of registers.
- *) Hardwore is complex.
- *) Complex hardware require more energy.
- *) Efficient use of RAM.
- *) large (10-24) addressing modes.

 exp=) Used in smart watches, phones,
 printers, tablets, home automa
 tion systems etc.

Downloaded by ashutosh thakur (213015486@iARigin) processors) (AVR processors)


Logic Devices for Interfacing

- 1) Tri-state Devices: *) Tri-state devices has three (3) logic statesi) logic o' ii) logic 1' iii) High Impedance (2)
 - *) Other than I/P and o/P line, these devices has 3rd line called "Enable". When Enable is active, the device works as normal device When Enable line is deactivated (disabled), the device goes into high Impedance (z) state.
 - *) In High impedance state no current is drawn from the system.




Fig: Tri-state inverter with a) Active high Enoble line b) Active low Enable line

- 2) Buffers -: *) Buffers are the logic Circuit that amplifies the current or power.
 - *) Normal buffer



*) Buffers are used to increase the driving Capability of a logic Circuit.

*) They are also known as a driver. (Data & Address bus)







Fig: Bi-directional Tri-state buffer
74L5245 used in Data bus
studocu

Fig: 74LS244 Address bus cluves

Downloaded by ashutosh thakur (213015486@ipec.org.in)

3) Decoder -: * Decoder has n-input lines and 27 output lines.

*) Decoder activates only one ofp lines based on the logic combination of input lines.







Fig: 2:4 Decoder with enable signal

Fig: 74LS 138 decoder (3:8) *) To active this decoder Enable signals should be G2 = 0 , G1 = 0 , G = 1


- 4) Encoder :* Encoders are logic Circuits that provides the appropriate code (Binary or BCD) as output for each input signal.
 - *) Encoders are normally used with keyboard for each key, an appropriate code (binary) is placed on the data bus.



When Io = 0, binory code 000 will be generaled at 0/P Iy=0, binory war III will be generated at the off.

5) D-Flip-Flops -: (Latch & clocked)

*) A latch is used to interface normally output devices. when up sends data to op device, data are available on the data bus for a short period of time (few usec.). Therefore a latch is used to hold the Latch (Transparent D-flip flop) data.






Fig: 74L5373 D Latch used in Latching of 8 bit data