
8086 Microproused Features:

- > It has a 16-bit data bus, so it can read from or write data to memory and ports either 16-bit or 8-bit at a time.
- It has 20 bit address bus and can address upto 20 memory location
- -> It can supports upto 64 K I/o ports.
- -> It has multiplixed address and data bus ADO-ADIS and A16 XA19 -> At provides 14, 16-bit registers.
- -> It prefetches up to 6 instructions. bytes from memory and queue them in order to speedup the processing.
- -> 8086 supports 2 modes of operation
 - -> Minimum mode
 - -> Maximum mode.
- > It sequires +5V power supply.
- -> A to pin dual in package.
- >> Third Generation microprocessol.



The architecture of 8086 can be divided into two independent fenulional

- Bus Interface Unit

- Execution unit

These two functional units can work simultaneously to increase the speed and hence the throughput

Throughput > instruction executed per time unit.

Execution Unit:

- The execution unit of 3086 tells the BIV (Bus interface result) & where to fetch the instructions or data from, decodes instructions, and execute instructions.
- EU contains control cercuitry, which directs internal operations.
- A decodes in the EU translates instructions fetched from memory into a series of actions, which the EU carries out
- The EV has a 16-bit ALV which can add, subtract, AND, OR X-OR, in brement, devenent, complement or shift binary of number
- -> The main functions of EU are:
 - Decoding of instructions
 - Execution of instructions

steps - EV extracts instructions from top of queue in BIU

- Decode the instructions

- generates operands if necessary.

- passes operands to BIV & and sequests it to.

perform read or write bus rycles to memory or fo

- perform the operations specified by instantion on operands:

- The bus interface unit provides interfacing facility to the outside would.
- It provides 16-bit data bus and 20-bit address bus.

Functions of BIV:

- It sends address of the memory or I/O
 If It fetches instruction from memory.
- It reads data from port/memory

- It writes into port/memory.
- It supports instruction quering.

Instruction Oulue:

- To speedup frogram execution. The BW fetches six instruction befter ahead of time from the memory
- These prefetched bytes instruction bytes held for the execution unit
- with the help of queue at is possible to fetch next instruction when surrent instruction is in execution.
- Dueue operatis in FIFO prénciple.
- The EV (Execution Unit) fetches instruction codes from the queue.

Register Organization:

- 8086 has a powerful ret of register known as segister general purpose and special purpose registers.
- All segisters are 16-bit régisters.
- Greneral purpose registers:
 - These registers can be used as either 8-bet registers or 16-bet registers
 - These segisters may be either used for holding data, variables and intermediate results temporarily or for other purposes like a counter or for storing offset address for some particular addressing modes etc.

Special Purpose:

- These registers are used as segment registers, pointers, index registers or as off set storage registers for particular addressing modes.
- The 3086 registers are classified into 4 groups:
 - → Greneral data registers
 - -> Segment registers
 - -> Pointers and index registers
 - Flag segisters

General Data segisters:

Ax	AH	AL
ВХ	ВН	BL
СХ	СН	CL
Dx	DH	DL

- The AX, BX, CX and DX are the general purpose. 16-bet registers.
- Ax is used as 16-betaccumulator. Two lower 8-bet designated as AL and higher 8-bet is designated as AH. AL can be used as an 8-bet accumulator for 8-bet operation.
- Au data segister cambe used as either 16 bit or 8-bet-
- -> The register BX is used as effect storage for forming physical address in case of certain addressing modes.
- > The segister CX is used as default counter in case of string or loop instructions.

In case of a few instructions.

Segment Registers:

There are 4 segments registers

- code segment Register (CS)
- Data segment Register (DS)
- Extra Segment register (ES)
- Stack Segment register (SS)

The 8086 ach architecture uses the concept of segmented memory. 8086 at is able to address a memory capacity of I megabyte and it is byte organized. This same appropriately organized. This I MB memory is divided into 16 dogical segments. Each segment contains 64 KB of memory.

Code segment register (CS) is used for addressing memory locations in the code segment of the memory, where the execute ble program is stored. CS value identifies the starting address of 64 KB segment known as code segment

Data segment register; points to the data regment of memory where data is stored. is stored.

Extra segment register: refus or points to the another data segment in the memory.

Stack segment register: is used for addressing stack segment of the memory. The stack segment is used to store stack data.

while addressing any location in the memory, the physical address is calculated from two parts: physical address = signment + offset address address = address

Painters and index regesters:

The index and pointer segesters are:

IP - instruction pointer - stores memory location of next instruction to be executed

BP - Bus Post

BP - Base Pointer

SP - Stack Pointer

SI - Source Index

DI - Destination Index

The pointer register IP contains offset within the code segment.

> The pointer segester BP contains offset within the data segment

-> The pointer register SP contains offset within the stack segment.

Index registers are used as general purpose registers as well as for offset storage in case of indexed, base indexed, and relative indexed addressing make

The register SI is used to store offset of source data in data segment.

The register DI is used to store offset of destination as in the data or extra

-> The index segisters are farticularly useful for string mariepulation.

The 8086 flag register and

The 8086 flag register contents indicate the result of computation in the ALU. It also contains some flag bets to control the CPU operations.

→ Plag register is used in 8086.

— condition cocle a status flags

— Plag register is divided into too parts — machine control flags.

condition code glago register;

to to bit flag agriter

- condition code flags:

→ CF (carry Plag)
→ PF (Parity Ftag)

-> AF (Auxiliary carry Flag)

→ZF (Zero Plag)

-SF (Sign Flag)

-> OF (overflow Plag)

carry flag: This glag is set, when there is a carry out of MSB in case of addition and or borrow in case of subtraction

Parity Flag: This flag is set to 1, if the loner byte of the result contains even number of 1's.

Auxiliary carry flag: it is set when, there is a carry from the lowest nibble.

overflow flag: This flag is set if an overflow occurs, i.e if the result of a signed operation is large enough to accommodate in the destination register

These glags are used to control certain operations in nicroprocessor. Machine Control flags:

-> TF (Frap flag)

- IF (Interrupt Plag)

- DF (Direction Flag)

Trap flag: if this flag is set, the processor enters in the single step execution mode. The processor executes the current instruction and the control is transferred to the trap water instruction service soutine.

Interrupt flag: "if this flag is set, the markable interrupts are secognized by the microprocessor, otherwise they are ignored.

Direction Flag: This is used by the string manipulation instructions. If this flag bet is 0, the string is processed from the beginning (from lowestaddress to the highest address i.e auto-increment mode. Otherwise string is processed from the highest address towards the lowest address, i.e., auto decrementing mode.

Plag Register:

0 1		0	7	6	5	4	3	2	- 1	0
15 14 13 PZ 11	DE IF	TF	SF	ZF	U.	AF	U	PF	U	CF
UU UU OF	l) -> v	neam	s uns	specéf	red.				

GIND -I	U	40 VCC
AD14-2		39 - AIS
AD13 - 3		38 - A16 S3
AD12 4		38 T A17 S4
		DC 1-A18 ISS
AD11-5		25+ A19 1>6
AD10 - 6		34 - BHE 15+
AD9 - 7		33- MN [mx
AD8-8		
AD7-9		32 - RD (HOLD) 31- RB/GTO (HOLD)
AD6-10		31 + RB/G10 (TUIDA)
AD5-11	8086	1 - 1 (5)
		30+ ROLLOCK (WR)
AD4-12		29+ LOCK
. AD3-13		00 1111 402
AD2-14		- DIIN
ADI-15		TA (DEI
AD0-16		26 Tas (ALE)
NMI-17		26 + SO (ALE) 25 + QSO (ALE)
The second second		25 T 851 (INTA)
INTR-18		23 - TEST
CIK-19		22 READY 21- RESET
GND-20		214 1000

ADIS - ADD => Multiplexed Address and Data bus. It works
16 bit address bus during first machine reycles.
16-bit data bus during next machine reycles.

A19/S6-A16/S3=> The address/status bus are multiplexed to provide address signal A19-A16 and also status bits S6-S3.

* 8086 has 20 bet address bus and ran address 200 memory docations

(IMB memory).

status signals: (S6 S5 S4 S3)

-> These status signals are multiplexed with address buts Aig. Ais, Aix

So always remains at a logic o.

So indicates the condition of IF (interrupt flag)

Sy and Sz shows which segment is accessed during current bus

54	53	Segment
0	0	Extra segment
0	1	Stack Segment
1	D	code or no segment
1	1.	Data segment

NMI -> Non maskable Interrupt line. Any non-maskable interrupt sequest occurs at this line. It has higher foriority than

It is a maskable hardware interrupt line when an interrupt sequest is recognized by the microprocessor, it sends logic o (zero) at INTA output line.

Roset: The reset input is used to provide a hardware reset for the 8086.

It causes the process to immediately terminate als presentactivity

The Bignal must be active HIGH for at least 4 clock eyeles.

CLK: The clock input provides the basic timing for procured operation and bus control activity. It is an asymmetric square wave with 33% duty

Ground supply to the processor.

+5 Volt power supply to microprocessor GND: Vcc:

TEST: TEST input is tested by an WAIT instruction, 8086 will enter a went state after execution of the WAIT instruction and will resume execution only when the TEST is made low by an active hardware.

8,50 and QS1: The Queue state bits shows the state of internal instruction queue.

as,	0,50	Function
0	0	arerie is idle
0	_ 1	first byle of opcodes
1	0	Queue is empty
1	1	Subsequent byte of opcode

ALE: Address Loten Enable: This is for demutfiplexing of address and data

INTA: "It is an interrupt acknowledge and is a Response to INTR. When the intersect request will be accepted by the processor, the intersect request will be accepted by the processor, INTA will be accepted by the processor, that the processor has done into an interrupt acknowledge mode.

30, SI and Sz o These status segnals used by the 8086 bus controller to generate bus timing and control signals These are decoded as:

0.0.1	
machine Cycle	
pood I/O Port	
Weite I/O POST	
Cocle Access	
White Memory	
Passive/Inactive	A STATE OF THE STA
	machine Cycle. Interrept Acknowledge Read I/o Port Write I/o Port Halt Cocle Access Read Memory Write Memory Passive/Inactive

DEN: (Data Enable) It is signals external devices when they should put data on the beis, during read operation.

DT | (Data Transmit or Receive): The direction of data transfer over the bus is signaled by the logic level output at DT/R

MITO: This signal tells whether a memory or I/O transfer is taking place over the bus:

M/ID = 1 => memory operation M | IO = 0 => Input-output operation

LOCK: (Bus Priority Lock Control) The 8086 output low on the Tock pin while executing an instruction prefixed by Lock to provent other bus masters from gaining control of restern bus. of system bus.

It is Low whenever processor writes data WR : write control signal.
to memory or 70.

RB/GT (Bus Request | Beis Grant). These sequests are used by other local bus meisters to force the processor

to release the local bus at the end of the processor's current bus eycle.

These pins are biderectional. Be Request on GiTo will have higher priority

than GT.

For DMA transfer. The processor gets request on HOLD line for bees access for DMA transfer.

HLDA: The processor gives the acknowledgement of HOLD request.

RD: Read control signal. It is low whenever processor reads data
from memory or I/O post.

MN/mx: Minimum or Maximum mode

This pen indicates in which made the microprocess is operating MN/mx = 1 => for minimum mode mN/mx = 0 => for Maximum mode.

BHE: (Bus High Enable) It is used to enable data onto the most significant half of data bus (DIS-D8) during read or write operation.

The state of Sq is always a logic I.

READY: This input is controlled to insert the went states into the timeng of the microprocessor when Ready=0 the microprocessor enter state and remain idle.

This is for synchronizing slow devices.

common signals :-

- 1 ADIS-ADO
- @ A19/86 A16/83
- (3) BHE 157
- 4 MN/MX
- (5) RD
- 6 TEST
- 7 READY
- (8) RESET
- 3 NMI
- 10 INTR
- (11) CLK
- (12) Vcc
- (3) GND

Minimum Mode signals:

- 1 HOLD
- (2) HLDA
- (3) WR
- 4 M/IO
- 5 DT/R
- (6) DEN
- (7) ALE
- (8) INTA

Maximum Mode Signals &

- 1 RO/GITO, 1
- 2 LOCK
- 3 52 S0
- (4) QS, QS.


8086 operating Modes:

Two operating modes: - O Minimum mode

3 Maximum mode.

Minimum Mode Interface:

- · when the minimum mode operation is selected, the 8086 frovicles all the control signals needed to implement the memory and IIO interface.
- · There is a single microprocessor in the minimum mode system along with latches, transseccivess, clock generator, memory and I/odevices.
- The minimum mode signals can be devided into the following basic groups address / data bus, status signal, control signals, intersupt and DMA signals.



DEN- Data Enable.

DT/R - Data Evansmet or Receive

To - Chep select

Ese - chip select Even bank

DIR > Chip relect odd bank

DIR > Direction (bonsmit or Receive)

MRD > Memory Read

MWR > Memory weite

IDRD, IOWR > Ito Read, write

Maximum Mode Interface:


- · when 8086 is set for maximum mode configuration, it provides signals for implementing a multiprocessor /co-processor system
- · In maximum mode, there may be more than one microprocessor.
- · Venally in this type of system environment, there are some system suspenses that are common to all processors realled global resources.
- . Twee are some resources that are assigned to the specific processors called local or private resources.
- · Two processors do not access the bus at the same time, one processor needs to pass the control of bus to the other, requires an another ship called bus controller.

8288 Bus Controller. The basic functions of bus controller cliep is
to derive control segnals for memory or I/O. using the information
restatus) avaidable provided by the processor.

status Input

				8288 command
S	SI	So	CPU riples	INTA
0	0	0	Interrupt Actinowledge	TORD
0	0	1	Read I/O Port Weite I/O Port	IOWC, AJOWC
0	1	0	Halt	None
0	1	1	Institution Fetch	MRDC
1	0	0		MRDC
-	D	1	Read Memory	MIOTC, AMENT
1	1	0	Waite Memory	None
		1	Passive	

- no bees activity



all the signals that our required to control memory, I/O all the signals that our required to control memory, I/O and interrupt interfaces. Instead it outputs three status signals 50, 81,52 to the external bus controller device, the bus controller generates the appropriately timed command and control signals.

Memory Segmentation:

- > Segmentation provides a powerful memory management mechanism.
- -> Segmentation allows programmes to partition their programs into modules that operate independently of one another.
- -> Segmentation provides a way to implement object oriented program
- -> segments allow two processes to share data easily.
- -> Segment address has two components - signent address - offset
- > The size of the offset limits the maximum size of a segment.
- > with 8086 with 16 bit offest, a segment was may be no longer than 64k2 than 64KB.
- 1 MB memory of 8086 is factitioned into 16 segments out of
 these segments only 4 segments can be active at any given
 instant of time (code segment, data segment, stack segment,
 and extra segment).
- there are four registers. -> corresponding to these four segments.
 - is code segment siegister -> Data segment segister
 - Extra segment register
 - -> Stack segment register
 - Maximum size of active memory for 8086=>

64 KB for program
64 KB 64 KB for stack 128 KB for dala (DS+ES)

Memory Map of 8086

- → 1MB memory is divided into 16 blocks each consisting 64 KB.
- -> Address lines => 20
- Number of locations addressed by address lines = 200

Total memory in 8086.

= 2°0×8

=) 1024 X1024 X 8


=) IMB

Minimum physical address

=) 00000 H.


Maximum physical address

=> FFFFF H



Memory Bank's

- . The memory is organized in the form of two banks.
- · One memory bank contains all the even addressed locations like 00000, 00002, 00004 and FFFFE. The data lines of this bank are connected to the lower eight data lines Do through D7 of the 8086.
- · The other memory bank has all odd addressed locations like 20001, 00003, -- E FFFFF. The data lines of this bank are remnected to the higher eight data lines D8-D15 of 8086.
 - Ao is used to enable Even bank. BHE is used to enable odd bank.
- 1MB is devided into two 512KB and (Even) and 512KB (odd). According to 512KB, 19 address lines are required to address each. So A1-A19 address lines are used to address.



BHE	Ao	Bank Selected	Meaning
0	0	Both banks	16 bit whole word is transferred
0	1	odd Bank	8 bit upper byte from
1	0	Even Bank	Skit lower byte from to even address
1	1	None.	None.

Memory segmentation:

- The memory in an 8086 based system is organized as segmented memory.
- The 8086 is able to access IMB of physical memory (as it as has 20 address lines)
- The complete I MB of memory can be divided into 16 segments, each of 64 KB size and is addressed by one of the segment segisters.
 - The 16 bit contents of segment register actually points to the starting location of a particular segment. The address may be assigned as 6000H to FOOOCH sespectively.
 - To address a specific memory location within a memory segment, we need an offset address. The offset address values are from 0000H to FFFFH so that the physical addresses scange from 00000H to FFFFH.
- → A logical address contains a segment base value (starting address)
 an offset value. deneted as Base value: offset.
- -> An offset is the distance, in bytes, of the target location from the beginning of the segment.

- -> 8086 can work with only four 64KB segments at a time.
- These four memory segments are called.
 - Code Segment
 - Stack Segment
 - Data segment
 - Extra sogment

code segments

That fast of memory from where BIV (Bas interface unit) is currently fetching instruction code bytes.

A section of memory set aside to store addresses and data while a Stack Segment & subprogram executes.

Data and Extra Segments:

used for storing data values to be used in the program.

Type of memory Reference		Alternative segment Base	offset IP
Instruction Fetch	SS	None	Effective address
stack operation	DS	cs, ES, SS	Effective adding
variable	DS	CS, ES, SS	SI
String Source	ES	None	DI
String Destination BP used as Base Register.		CS, DS, ES	Effective address

For solving question: > where to look for the offset

segment)	offset Registers	
CS	BX ; DI, SI	1
SS	& SP, BP	
ES	8x, D1, S1	


Non-overlapping

A segment starts after 64 KB of the a segment is called non-overlapping ing segment.

continuous segment:

A segments starts just after the location where first ends.

Disjoint Segment: A segment nééther overlapping nos continuous will be a disjoint segment.




- A physical address is 20 bit value that uniquely identifies each location in 1 megabyte space.

OOOOOH TO FFFFFH. - physical address may range from

- Since 8086 has 16 bit segister. So the address can be stored in 16 bit on may range DOODH to FOODH so → Base address ⇒ 16 bit offset ⇒ 16 bit may range 0000H to FFFFH

- 20 bit physical address generation :



Example

[1234] segment base 12340 4 bit left shifted signed base + [0022] offset · 12362] physical address

1

Logical address 1005: 5555 H ralculate physical address.

Ans! - Give Logical address 1005:5555

segment address. Coffset.

1 shift 4 bits left segment base address. (1005) => 10050 1000 0000 0000 0101 0000 0101010101010101 1000 0 101 0 10 1 10 10 0 10 1 1 5 . 5 A

> Base address: 1005 H offset : SSSS H physical address: 155A5 H

Ones. The content of the following registers are

CS= 11114

DS = 3333H

SS = 2526 H

IP = 1232 H

SP = 1100 H

DI = 0020H

addresses for the address bytes in CS, DS and SS.

IP= 1232 H CS= 1111 H

0000 0000 cs > 0001 0001 0001 0010 0011 0001 0010 0010

0100 0001 0010 0011 040

Physical =) 1 2 3 4 DS = 3333H DI=offset => 0020H

DS=> 0011 0011 0011 0000 DI > + 0000 0000 0010 0000 0011 0011 0011 0101 0000 3 3 5

Physical addws = 33350 H

SS= 2526H SP= 1100H

> 0101 0010 0110 0000 SS=> 0001 0001 0000 SP= 0010 011000110110 0000

Physical address > 26360H

Advantages of Segmentation:

- -> It allows modularity (program can be devided into modules)
- -> It allows to processes easily share data.
- > It allows address Ran be handled using 16 bit register, without signentation, it requires 20 bit registers.
- > It posmits a program and/or its data to be put into different areas of memory everytime the program is executed.

- The starting address of a segment should be such that it can be evenly

- The minimum size of a segment, can be 16 bytes

- The maximum size of a segment can be 64 KB.

Physical Address.

- 20 bit address of physical memory in 8086.

- physical address in 8086, is obtained by shifting the segment address 4 bits to the left and adding the offset address.

Logical Address:

- Logical address is specified as segment: offset


- Here segment is the base address (starting & address) of a segment stored in any segment register.

- Offset is the displacement or distance from the beginning of the segment. (base of segment).


- In 8086, effective address is also seferred to as offset address.

- it is given in number of befter from the starting of segment base address. - Effective address:

8086 Read cycle & 8086 write cycle



- TI: 8086 places a 20 bit address on multiplixed address data bus.
- To: the CPU removes the address from the bus and either three-status (floats) the se lower 16 address | data lines in preparation for a great supele (in case of read) or places write data on these lines (in case of write supele). At this time, but supele status is available on the address | status lines.
- T3: Bus cycle status is maintained on the address/status lines and either write data is maintained or read data is sampled on the lower 16 address/data lines.
 - T4: The bus cycle is terminated in state Ty (control lines are disabled and the address device desclots from the bus.



Addressing modes of 8086 microprocessors

- · The differentiverys in which a source operand is denoted in an instruction are known as addressing modes.
- · Different types of addressing modes are:
 - · Register Addressing Mode
 - · Immediate addressing Mode
 - · Direct addressing Mode
 - Register Indirect addressing Mode
 - . Based addressing Mode
 - · Indexed addressing Mode
 - · Based Indexed addressing Mode
 - · String addressing Mode
 - . Direct I/o port addressing Mode
 - . Indirect I/o port addressing Mode
 - · Relative addressing Mode
 - . Implied addressing Mode

1 Register Addressing mode:

The instruction specifies the name of the register which holds the data to be operated by the instruction.

MOV CL, DH Example

The content of a 8-bit segister DH is moved ito another 8-bit register CL.

Immediate Addressing:

In immediate addressing, mode, an 8-bit or

16-bet data is specified as part of the instruction

Example:

MOV DL, 08H

The 8-bit data given in the instruction is moved to DL

MOV AX, DAGFH

The 16-bit data given in the instruction is moved to Ax register.

Memory Access:

. 8086 has 20 address lines

· 8086 can address upto IMB memory.

- · However the largest register is only 16 bits. 30 the physical address will have to be calculated
- · Physical address is the actual address of a byte in the memory e e the value which goes onto the address bus!
- . Memory address is represented in the form: segment: offset
- · Each time, the microprocessor wants to access the memory "it takes the contents of segment register, shifts it one hexadecimal place to the left (some as multiplying by 16) then add the required offset to form the 20 bit address.

Direct addressing Mode:

- · Here the effective address of the memory location at which the data of operand is stored is given in the instruction
- · The effective address is just a 16-bet number written directly in the instruction.

MOV BX, [1354 H]

[] → shows the

- . This instruction will copy the contents of a memory location into BX register. BX register.
- · This addressing mode is called direct because the displacement of the operand from the segment base is specified directly in the instruction.

Register Indirect Addressing:

- · In register inderect addressing, the name of register which holds the effective address will be specified in the instruction.
- · Registers are used to hald EA are any of the following registers BX, BP, SI and DI.
- · The contents of DS register is used for base address calculations

CL < (MA)

CH (MA+1)

Example

scontents of register MOV CX, [BX] (BX) EA (Effective Addusss) = (DS) * 1610 BA (Base address) BA+EA MA (Memory Address) = cx ← (MA) ·or

- · In based addressing, BX or BP is used to hold the base value for the effective address and a signed 8-bit or unsigned 16-bit displacement will be specified to in the instruction.
 - · In case of 8-bet displacement, it is signo extended before adding to the base value.
 - · when BX helds the base value of EA, 20 bit address physical address is calculated from BX and DS.
 - · when BP holds the base value of EA, BP and SS is used.

Example

MOV AX [BX +08H]

sperations:

sign extended 08H

$$EA = (BX) + 0008H$$
 $BA = (DS) + 16_{10}$
 $MA = BA + EA$

$$(AX) \leftarrow (MA)$$
 or $AL \leftarrow (MA)$
 $AH \leftarrow (MA+1)$

Indexed Addressings

- · SI or DI register is used to hold an index value for memory data and 8-bet segned or 16-bit unsigned displacement will be specified in the instruction.
- · This displacement is added to the index value in SI or DI to obtain the EA.

· In case of 8-bit displacement, it is sign extended to 16 bit before adding to the base value.

Example

operations

Based Indexed Addressing:

In based indexed addressing, the effective address is computed from & sum of a base register (BX & DR BP), an index register (SI OR DI) and a displacement.

MOV DX, [BX+SI+OA]

operations:

$$EA = (BX) + (SI) + 000A$$

- · employed in string operations to operate on string data.
- · The effective address (EA) of sorvice data is stored in SI register and the EA of distination is stored in DI register-
- · The segment segister for real unlating base address of source data is DS and that of the destination data in ES.

Example: MOVS BYTE

calculation of source memory address operations:

EA=(SI)

BA = (DS) * 16/0

MA = BA + EA

realculation of destination address

EA = (DI)

BA = (ES) * 1610

MA = BA + EA

 $(MA_E) = (MA)$

then (SI) + (SI)-1 and (DI) + (DI)-1 IF DF=1

then (SI) < (SI)+1 and (DI) < (DI)+1 IF DF=0

Disection Flag

I/O Post Addresing

· These addressing modes are used to access data from standard I/O mapped devices or bosts. devices or ports.

· In the instruction.

IN AL, [09H]

operations; portaddr = 09 H

content of port with addless 094 is (AL) (portadar)

In inderect fort addressing, the instruction will specify the name of the register which holds the post address.

· An 8086, 16-bet port address is stored in DX register.

OUT [DX], AX EXAMPLE

eperations

 $PORT_{addl} = (DX)$

 $(PORT_{addl}) = (AX)$

The contents of Ax is moved to post whose address is specified by DX register.

Relative Addressing :

the effective address of a program instruction In this addressing mode, is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

JZ OAH sign extended OAH Example operations

IF IF = 1 then

EA = (IP) + 000AH

BA = (CS) * 16,0

MA = BA + EA

IF ZF=1, then program control jumps to the new address

IF ZF=0, then the next instruction of the program is executed.

Implied Addressing is

· Instructions using this mode have no operands explicitly.

The instruction itself of will specify the data to be operated by the instruction

Example CLC

This release the carry flag CF to Zero.