Project Report

Week 2 Deliverables:


Week 2 Test Case:

0000000C	(0)(0000000C
FAFAFAFA	00000 FAFAFAFA
000000AA	(00000000) (000000AA
FAFAFA50	00000000 FAFAFA50
C3C3C3B8	(00000000 (C3C3C3B8
0000000B	(00000000 (0000000B
00000000	00000000
0000001E	(00000000), (000001E
	FAFAFAFA 000000AA FAFAFA50 C3C3C3B8 0000000B 00000000

The registers in the file register^^

 → switch	0000000000	(,0000000000		
II - 4 LEDs	C3C3C3B8	(00000000	C3C3C3B8	


Outport^^



Data in the ram

Week 3 Deliverables:

Test Case 1:




Easiest to look at the register in ^^ this gray column.



Example of some of the states. Load word starts with fetch, fetch wait, lw_1, lw_2, lw_3, lw_4, then goes onto the fetch stage for the next instruction.

Test Case 2:




Registers for test case 2.




Example of some states, this is for the end jump that keeps jumping to itself at the end of the assembly program. You can see the output of the PC register staying at 40, which translates

Test Case 4:



Registahs

Test Case 7:



Register 18 loops through 10, returning to 0, summing up to 0x37 in register 19




Example of states changing. In this example, for the addiu command, it starts by going through the fetch state, the fetch delay, then the decode stage, which also acts as a delay in this example.

Then the machine passes through states S_ADDIU_1 and S_ADDIU_2 before going back to the S_FETCH stage.

Output register comes from register 19.

Datapath:



FSM:

