Project Report

Week 2 Deliverables:

Week 2 Test Case:



The registers in the file register^^



Outport^^



Data in the ram

Week 3 Deliverables:

Test Case 1:



Easiest to look at the register in ^^ this gray column.



Example of some of the states. Load word starts with fetch, fetch wait, lw_1, lw_2, lw_3, lw_4, then goes onto the fetch stage for the next instruction.

Test Case 2:



Registers for test case 2.



Example of some states, this is for the end jump that keeps jumping to itself at the end of the assembly program. You can see the output of the PC register staying at 40, which translates

Test Case 4:



Registahs

Test Case 7:



Register 18 loops through 10, returning to 0, summing up to 0x37 in register 19



Example of states changing. In this example, for the addiu command, it starts by going through the fetch state, the fetch delay, then the decode stage, which also acts as a delay in this example.

Then the machine passes through states S_ADDIU_1 and S_ADDIU_2 before going back to the S_FETCH stage.

Output register comes from register 19.

Datapath:


PCWriteCond
PCWrite
IorD
MemRead
MemWrite
MemToReg
IRWrite
Controller
JumpAndLink
IsSigned
PCSource
ALUOp
ALUSrcB
ALUSrcA
RegWrite
RegDst
branch_taken
pc_premux_a/b_in
ir_to_controller
SL_IR_out_25_0
concat_out
pc_out
pc_mux_out
ir_out_#s
pc_in
mem_out
alu_out_reg
alu_res_lo/hi
alu_res_mux_out
alu_muxa/b_out
reg_a/b_in/out
ir_mux_out
OPSelect
SL_SE
mem_data_reg_out
reg_file_mux_out
sign_extend_out
LO/HI_en
alu_lo/hi_reg
reg_b_out
pc_mux_b_in
reg_file_wr_ina
PC
MUX
SRAM
Memory
I/O
Instruction register
25-0
31-26
25-21
20-16
15-11
15-0
Memory Data Register
Read Reg 1
Read Reg 2
Registers File
Write register
Write data
Read data 1
Read data 2
Reg A
Reg B
Shift left 2
28
PC[31-28]
Concat
IR[10-6]
Branch Taken?
Result
Result Hi
ALU
ALU Out
LO
HI
HI_en
LO_en
ALU control
IR[5-0]
ALU_LO_HI
Sign Extend
32
Shift left 2
InPort0 / InPort
InPort0_en / InPort_en
OutPort
Zero extend
RegB
ALU Out
Buttons
Switches
LEDs

FSM:


S_FETCH
IorD=0
memWrite=0
ALUSrcA=0
ALUSrcB=01
ALUOp=ALU_PLUS_4
PCSource=00
PCWrite=1
S_FETCH_WAIT
IRWrite=1
ALUOp=ALU_PLUS_4
S_DECODE
if IR_to_Controller=JUMP then
PCSource=10
PCWrite=1
if = JNL
PCSource=10
PCWrite=1
ALUSrcA=01
ALUSrcB=11
ALUOp=JR
LW
SW
ADDIU
SUBIU
ANDI
ORI
SLTI
SLTIU
RTYPE
Branch
JR
FAKE
S_LW_1
isSigned=0
ALUSrcA
ALUSrcB
ALUOp
S_LW_2
IorD=1
S_LW_3
S_LW_4
MemtoReg=1
regDst=0
regWrite=1
S_SW_1
isSigned=0
ALUSrcA=1
ALUSrcB=10
ALUOp=SW
S_SW_2
IorD=1
memWrite=1
S_ADDIU_1
isSigned=1
ALUSrcA=1
ALUSrcB=10
ALUOp=ADDIU
S_ADDIU_2
MemtoReg=0
regDst=0
regWrite=1
S_SUBIU_1
isSigned=1
ALUSrcA=1
ALUSrcB=10
ALUOp=SUBIU
S_SUBIU_2
MemtoReg=0
regDst=0
regWrite=1
S_FAKE
S_ORI_1
isSigned=0
ALUSrcA=1
ALUSrcB=10
ALUOp=ORI
S_ORI_2
MemtoReg=0
regDst=0
regWrite=1
S_XORI_1
isSigned=0
ALUSrcA=1
ALUSrcB=10
ALUOp=XOR
S_XORI_2
MemtoReg=0
regDst=0
regWrite=1
S_SLTI_1
isSigned=1
ALUSrcA=1
ALUSrcB=10
ALUOp=SLTI
S_SLTI_2
MemtoReg=0
regDst=0
regWrite=1
S_SLTIU_1
isSigned=1
ALUSrcA=1
ALUSrcB=10
ALUOp=SLTIU
S_SLTIU_2
MemtoReg=0
regDst=0
regWrite=1
S_RTYPE_1
ALUSrcA=1
ALUSrcB=00
ALUOp=RTYPE
if
=JR
PCSource=00
PCWrite=1
S_RTYPE_2
ALUOp=RType
MemtoReg=0
regDst=1
regWrite=1
S_Branch_1
ALUSrcA=0
isSigned=1
ALUSrcB=11
ALUOp=B_ADD
S_Branch_2
ALUSrcA=1
ALUSrcB=00
ALUOp=Branch
PCWriteCond=1
PCSource=01
S_JNL_1
ALUOp=ALU_PLUS_4
MemtoReg=0
regWrite=1
JumpAndLink=1
S_ANDI_1
isSigned=0
ALUSrcB
ALUSrcA
ALUop=ANDI
S_ANDI_2
MemtoReg=0
regDst=0
regWrite=1