

# Project Report

## Week 2 Deliverables:

Week 2 Test Case:

|     |          |                     |  |
|-----|----------|---------------------|--|
| (1) | 0000000C | 0... } 0000000C     |  |
| (2) | FAFAFAFA | 00000... } FAFAFAFA |  |
| (3) | 000000AA | 00000000 } 000000AA |  |
| (4) | FAFAFA50 | 00000000 } FAFAFA50 |  |
| (5) | C3C3C3B8 | 00000000 } C3C3C3B8 |  |
| (6) | 0000000B | 00000000 } 0000000B |  |
| (7) | 00000000 | 00000000            |  |
| (8) | 0000001E | 00000000 } 0000001E |  |

The registers in the file register^^

|        |            |            |          |
|--------|------------|------------|----------|
| switch | 0000000000 | 0000000000 |          |
| LEDs   | C3C3C3B8   | 00000000   | C3C3C3B8 |

Outport^^

|          |          |
|----------|----------|
| 0000000e | FAFAFA50 |
| 0000000d | 00000000 |
| 0000000c | 00000000 |
| 0000000b | 00000000 |
| 0000000a | FC000000 |
| 00000009 | AC05FFFC |
| 00000008 | AC040038 |
| 00000007 | 00003010 |
| 00000006 | 00002812 |
| 00000005 | 00410019 |
| 00000004 | 00622026 |
| 00000003 | 304300AF |
| 00000002 | 8C08FFF8 |
| 00000001 | 8C0200F0 |
| 00000000 | 8C0100C0 |

Data in the ram

## Week 3 Deliverables:

Test Case 1:

|      |          |                     |  |  |
|------|----------|---------------------|--|--|
| (16) | 00000000 | 00000000            |  |  |
| (17) | 00000004 | 00000000 } 00000004 |  |  |
| (18) | 00000005 | 00000000 } 00000005 |  |  |
| (19) | 00000009 | 00000000 } 00000009 |  |  |
| (20) | 00000001 | 00000000 } 00000001 |  |  |
| (21) | 00000008 | 00000000 } 00000008 |  |  |
| (22) | 0000000D | 00000000 } 0000000D |  |  |
| (23) | 0000000C | 00000000 } 0000000C |  |  |
| (24) | 00000000 | 00000000            |  |  |

Easiest to look at the register in ^^ this gray column.

|            |              |        |         |          |          |          |        |        |        |         |          |          |
|------------|--------------|--------|---------|----------|----------|----------|--------|--------|--------|---------|----------|----------|
| state      | S_FETCH      | S LW 3 | S LW 4  | S FETCH  | S FET... | S DEC... | S LW 1 | S LW 2 | S LW 3 | S LW 4  | S FETCH  | S FET... |
| next_state | S_FETCH_WAIT | S LW 4 | S FETCH | S FET... | S DEC... | S LW 1   | S LW 2 | S LW 3 | S LW 4 | S FETCH | S FET... | S DEC... |

Example of some of the states. Load word starts with fetch, fetch wait, lw\_1, lw\_2, lw\_3, lw\_4, then goes onto the fetch stage for the next instruction.

## Test Case 2:

|      |          |          |          |  |  |  |  |  |  |  |  |  |
|------|----------|----------|----------|--|--|--|--|--|--|--|--|--|
| (17) | 00000003 | 00000000 | 00000003 |  |  |  |  |  |  |  |  |  |
| (18) | 0000000A | 00000000 | 0000000A |  |  |  |  |  |  |  |  |  |
| (19) | 00000004 | 00000000 | 00000004 |  |  |  |  |  |  |  |  |  |
| (20) | 00000004 | 00000000 | 00000004 |  |  |  |  |  |  |  |  |  |
| (21) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |
| (22) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |
| (23) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |
| (24) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |
| (25) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |
| (26) | 00000000 | 00000000 | 00000000 |  |  |  |  |  |  |  |  |  |

Registers for test case 2.

|              |           |             |          |          |          |          |          |           |          |          |          |          |
|--------------|-----------|-------------|----------|----------|----------|----------|----------|-----------|----------|----------|----------|----------|
| branch_taken | 0         |             |          |          |          |          |          |           |          |          |          |          |
| state        | S_SUBIU_1 | S FET...    | S DEC... | S FETCH  | S FET... | S DEC... | S FETCH  | S FETC... | S DEC... | S FETCH  | S FET... | S DEC... |
| next_state   | S_SUBIU_2 | S DEC...    | S FETCH  | S FET... | S DEC... | S FETCH  | S FET... | S DEC...  | S FETCH  | S FET... | S DEC... | S FETCH  |
| PC reg       |           | (PC reg)    |          |          |          |          |          |           |          |          |          |          |
| output       | 12        | 44          | 40       | 44       | 40       | 44       | 40       | 44        | 40       | 44       | 40       | 40       |
| IO HT reg    |           | (IO HT reg) |          |          |          |          |          |           |          |          |          |          |

Example of some states, this is for the end jump that keeps jumping to itself at the end of the assembly program. You can see the output of the PC register staying at 40, which translates

## Test Case 4:

|      |          |          |          |  |  |  |  |  |  |  |  |  |
|------|----------|----------|----------|--|--|--|--|--|--|--|--|--|
| (17) | F0000000 | 00000000 | F0000000 |  |  |  |  |  |  |  |  |  |
| (18) | 00000002 | 00000000 | 00000002 |  |  |  |  |  |  |  |  |  |
| (19) | 00000001 | 00000000 | 00000001 |  |  |  |  |  |  |  |  |  |
| (20) | E0000000 | 00000000 | E0000000 |  |  |  |  |  |  |  |  |  |
| (21) | FFFFFFFF | 00000000 | FFFFFFFF |  |  |  |  |  |  |  |  |  |
| (22) | E0000000 | 00000000 | E0000000 |  |  |  |  |  |  |  |  |  |

Registars

## Test Case 7:


|      |          |          |          |          |          |          |  |  |  |  |  |  |
|------|----------|----------|----------|----------|----------|----------|--|--|--|--|--|--|
| (15) | 00000000 | 00000000 |          |          |          |          |  |  |  |  |  |  |
| (16) | 00000000 | 00000000 |          |          |          |          |  |  |  |  |  |  |
| (17) | 00000028 | 00...    | 0000001C | 00000020 | 00000024 | 00000028 |  |  |  |  |  |  |
| (18) | 00000000 | 00000007 | 00000008 | 00000009 | 0000000A | 00000000 |  |  |  |  |  |  |
| (19) | 00000037 | 00000... | 0000001C | 00000024 | 0000002D | 00000037 |  |  |  |  |  |  |
| (20) | 00000000 | 00000000 |          |          |          |          |  |  |  |  |  |  |
| (21) | 00000000 | 00000000 |          |          |          |          |  |  |  |  |  |  |

Register 18 loops through 10, returning to 0, summing up to 0x37 in register 19

|              |          |          |              |              |           |           |           |      |
|--------------|----------|----------|--------------|--------------|-----------|-----------|-----------|------|
| branch_taken | 0        | S BEQ 2  | S FETCH      | S FETCH WAIT | S DECODE  | S ADDIU 1 | S ADDIU 2 | S... |
| state        | S_DECODE | S FETCH  | S FETCH WAIT | S DECODE     | S ADDIU 1 | S ADDIU 2 | S FETCH   | S... |
| next_state   | S_LW_1   |          |              |              |           |           |           |      |
| PC reg       |          | (PC reg) |              |              |           |           |           |      |

Example of states changing. In this example, for the addiu command, it starts by going through the fetch state, the fetch delay, then the decode stage, which also acts as a delay in this example.


Then the machine passes through states S\_ADDIU\_1 and S\_ADDIU\_2 before going back to the S\_FETCH stage.



|                                       |          |          |  |  |  |  |  |          |  |  |
|---------------------------------------|----------|----------|--|--|--|--|--|----------|--|--|
| LEDs                                  | 00000000 | 00000000 |  |  |  |  |  | 00000037 |  |  |
| <div>00000000 00000011 10011101</div> |          |          |  |  |  |  |  |          |  |  |

Output register comes from register 19.

### Datapath:



[illegible]