











TPS563201, TPS563208

SLVSD90 - DECEMBER 2015

# TPS56320x 4.5-V to 17-V Input, 3-A Synchronous Step-Down Voltage Regulator in SOT-23


#### Features

- TPS563201 and TPS563208 3-A Converter Integrated 95-m $\Omega$  and 57-m $\Omega$  FETs
- D-CAP2™ Mode Control with fast transient response
- Input Voltage Range: 4.5 V to 17 V
- Output Voltage Range: 0.76 V to 7 V
- Pulse-skip mode (TPS563201) or Continuous Current Mode (TPS563208)
- 580-kHz Switching Frequency
- Low Shutdown Current Less than 10 µA
- 2% Feedback Voltage Accuracy (25 °C)
- Startup from Pre-Biased Output Voltage
- Cycle-by-Cycle Overcurrent Limit
- Hiccup-mode Overcurrent Protection
- Non-Latch UVP and TSD Protections
- Fixed Soft Start: 1.0 ms

## **Applications**

- Digital TV Power Supply
- High Definition Blu-ray™ Disc Players
- **Networking Home Terminal**
- Digital Set Top Box (STB)
- Surveillance

#### Simplified Schematic



## 3 Description

The TPS563201 and TPS563208 are simple, easy-touse, 3 A synchronous step-down converters in SOT-23 package.

The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic no capacitors with external compensation components.


TPS563201 operates in pulse skip mode, which maintains high efficiency during light load operation. The TPS563201 and TPS563208 are available in a 6pin 1.6-mm x 2.9-mm SOT (DDC) package, and specified from a -40°C to 125°C temperature.

## Device Information<sup>(1)</sup>

| PART NUMBER            | PACKAGE | BODY SIZE (NOM)   |
|------------------------|---------|-------------------|
| TPS563201<br>TPS563208 | DDC (6) | 1.60 mm × 2.90 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### TPS563201 Efficiency





## **Table of Contents**


| 1 | Features 1                           | 7.4 Device Functional Modes1            |
|---|--------------------------------------|---|
| 2 | Applications 1                       | 8 Application and Implementation 12     |
| 3 | Description 1                        | 8.1 Application Information             |
| 4 | Revision History2                    | 8.2 Typical Application1                |
| 5 | Pin Configuration and Functions      | 9 Power Supply Recommendations 1        |
| 6 | Specifications3                      | 10 Layout 1                             |
| • | 6.1 Absolute Maximum Ratings         | 10.1 Layout Guidelines 1                |
|   | 6.2 ESD Ratings                      | 10.2 Layout Example 1                   |
|   | 6.3 Recommended Operating Conditions | 11 Device and Documentation Support 19  |
|   | 6.4 Thermal Information              | 11.1 Related Links1                     |
|   | 6.5 Electrical Characteristics5      | 11.2 Community Resources 1              |
|   | 6.6 Typical Characteristics          | 11.3 Trademarks 19                      |
| 7 | Detailed Description9                | 11.4 Electrostatic Discharge Caution 19 |
| • | 7.1 Overview                         | 11.5 Glossary1                          |
|   | 7.2 Functional Block Diagram9        | 12 Mechanical, Packaging, and Orderable |
|   | 7.3 Feature Description9             | Information 1                           |

# 4 Revision History

| DATE          | REVISION | NOTES            |
|---------------|----------|------------------|
| December 2015 | *        | Initial release. |



## 5 Pin Configuration and Functions



#### **Pin Functions**

| PIN  |     | 1/0 | DESCRIPTION   |
|------|-----|-----|---|
| NAME | NO. | 1/0 | DESCRIPTION   |
| GND  |     |     | Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point. |
| SW   | 2   | 0   | Switch node connection between high-side NFET and low-side NFET.  |
| VIN  | 3   | I   | Input voltage supply pin. The drain terminal of high-side power NFET.   |
| VFB  | 4   | I   | Converter feedback input. Connect to output voltage with feedback resistor divider.   |
| EN   | 5   | I   | Enable input control. Active high and must be pulled up to enable the device.   |
| VBST | 6   | 0   | Supply input for the high-side NFET gate drive circuit. Connect 0.1 µF capacitor between VBST and SW pins.  |

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

|  |                        | MIN  | MAX | UNIT |
|--|------------------------|------|-----|------|
|  | VIN, EN                | -0.3 | 19  | V    |
|  | VBST                   | -0.3 | 25  | V    |
|  | VBST (10 ns transient) | -0.3 | 27  | V    |
| Input voltage                                  | VBST (vs SW)           | -0.3 | 6.5 | V    |
|  | VFB                    | -0.3 | 6.5 | V    |
|  | SW                     | -2   | 19  | V    |
|  | SW (10 ns transient)   | -3.5 | 21  | V    |
| Operating junction temperature, T <sub>J</sub> |                        | -40  | 150 | °C   |
| Storage temperature,                           | T <sub>stg</sub>       | -55  | 150 | °C   |

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
|                    |                         | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)                         | ±3000 |      |
| V <sub>(ESD)</sub> | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1500 | V    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|          |                                |                        | MIN  | NOM MAX | UNIT |
|----------|--------------------------------|------------------------|------|---------|------|
| $V_{IN}$ | Supply input voltage range     |                        | 4.5  | 17      | V    |
|          |                                | VBST                   | -0.1 | 23      |      |
|          |                                | VBST (10 ns transient) | -0.1 | 26      |      |
|          |                                | VBST (vs SW)           | -0.1 | 6.0     |      |
| $V_{I}$  | Input voltage range            | EN                     | -0.1 | 17      | V    |
|          |                                | VFB                    | -0.1 | 5.5     |      |
|          |                                | SW                     | -1.8 | 17      |      |
|          |                                | SW (10 ns transient)   | -3.5 | 20      |      |
| $T_J$    | Operating junction temperature |                        | -40  | 125     | °C   |

## 6.4 Thermal Information

|                      |  | TPS56320x |      |
|----------------------|--|-----------|------|
|                      | THERMAL METRIC <sup>(1)</sup>                | DDC (SOT) | UNIT |
|                      |  | 6 PINS    |      |
| $R_{\theta JA}$      | Junction-to-ambient thermal resistance       | 92.6      | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance    | 48.5      | °C/W |
| $R_{\theta JB}$      | Junction-to-board thermal resistance         | 15.5      | °C/W |
| ΨЈТ                  | Junction-to-top characterization parameter   | 2.5       | °C/W |
| ΨЈВ                  | Junction-to-board characterization parameter | 15.5      | °C/W |

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



## 6.5 Electrical Characteristics


 $T_J = -40$ °C to 125°C,  $V_{IN} = 12$  V (unless otherwise noted)

|                          | PARAMETER                         | TEST CONDITION  | S           | MIN | TYP | MAX  | UNIT |
|--------------------------|-----------------------------------|---|-------------|-----|-----|------|------|
| SUPPLY CUF               | RRENT                             |   |             | 1   |     | '    |      |
|                          | Operating – non-switching         | V surrect EN 5 V V 00 V                                       | TPS563201   |     | 380 | 520  | ^    |
| I <sub>VIN</sub>         | supply current                    | $V_{IN}$ current, EN = 5 V, $V_{FB}$ = 0.8 V                  | TPS563208   |     | 590 | 750  | μΑ   |
| I <sub>VINSDN</sub>      | Shutdown supply current           | V <sub>IN</sub> current, EN = 0 V                             |             |     | 1   | 10   | μA   |
| LOGIC THRE               | SHOLD                             |   |             |     |     |      |      |
| V <sub>ENH</sub>         | EN high-level input voltage       | EN  |             | 1.6 |     |      | V    |
| V <sub>ENL</sub>         | EN low-level input voltage        | EN  |             |     |     | 0.8  | V    |
| R <sub>EN</sub>          | EN pin resistance to GND          | V <sub>EN</sub> = 12 V  |             | 225 | 400 | 900  | kΩ   |
| V <sub>FB</sub> VOLTAG   | E AND DISCHARGE RESISTA           | ANCE  |             | •   |     | '    |      |
|                          | V <sub>FB</sub> threshold voltage | $V_O = 1.05 \text{ V}, I_O = 10 \text{ mA}, \text{ Eco-mode}$ | ™ operation |     | 774 |      | mV   |
| $V_{FBTH}$               | V <sub>FB</sub> threshold voltage | V <sub>O</sub> = 1.05 V, continuous mode opera                | ation       | 749 | 768 | 787  | mV   |
| I <sub>VFB</sub>         | V <sub>FB</sub> input current     | V <sub>FB</sub> = 0.8 V                                       |             |     | 0   | ±0.1 | μΑ   |
| MOSFET                   |                                   |   |             | Ш   |     |      |      |
| R <sub>DS(on)h</sub>     | High-side switch resistance       | $T_A = 25$ °C, $V_{BST} - SW = 5.5 V$                         |             |     | 95  |      | mΩ   |
| R <sub>DS(on)I</sub>     | Low-side switch resistance        | T <sub>A</sub> = 25°C   |             |     | 57  |      | mΩ   |
| CURRENT LI               | MIT                               |   |             | Ш   |     |      |      |
| I <sub>ocl</sub>         | Current limit                     | DC current, V <sub>OUT</sub> = 1.05 V, L <sub>1</sub> = 1.5   | μH          | 3.3 | 4.2 | 5.1  | Α    |
| THERMAL SI               | HUTDOWN                           |   |             | Ш   |     |      |      |
| <b>-</b>                 | Thermal shutdown                  | Shutdown temperature  |             |     | 172 |      |      |
| T <sub>SDN</sub>         | threshold (1)                     | Hysteresis  |             | 37  |     | °C   |      |
| ON-TIME TIM              | ER CONTROL                        |   |             | •   |     | '    |      |
| t <sub>OFF(MIN)</sub>    | Minimum off time                  | V <sub>FB</sub> = 0.5 V                                       |             |     | 220 | 310  | ns   |
| SOFT START               | •                                 |   |             | •   |     | '    |      |
| Tss                      | Soft-start time                   | Internal soft-start time                                      |             |     | 1.0 |      | ms   |
| FREQUENCY                | ,                                 |   |             | •   |     | '    |      |
| F <sub>sw</sub>          | Switching frequency               | V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V, FCCM mod     | de          |     | 580 |      | kHz  |
| OUTPUT UNI               | DERVOLTAGE AND OVERVO             | LTAGE PROTECTION  |             | *   |     | *    |      |
| V <sub>UVP</sub>         | Output UVP threshold              | Hiccup detect (H > L)   |             |     | 65% |      |      |
| T <sub>HICCUP</sub> WAIT | Hiccup on time                    |   |             |     | 1.8 |      | ms   |
| T <sub>HICCUP_RE</sub>   | Hiccup time before restart        |   |             |     | 15  |      | ms   |
| UVLO                     |                                   |   |             |     |     | L    |      |
|                          |                                   | Wake up VIN voltage   |             |     | 4.0 | 4.3  |      |
| UVLO                     | UVLO threshold                    | Shutdown VIN voltage  |             | 3.3 | 3.6 |      | V    |
|                          |                                   | Hysteresis VIN voltage  |             | 0.4 |     | ı    |      |

<sup>(1)</sup> Not production tested.

## 6.6 Typical Characteristics

V<sub>IN</sub> = 12 V (unless otherwise noted)





## **Typical Characteristics (continued)**

V<sub>IN</sub> = 12 V (unless otherwise noted)





Figure 11. TPS563201  $V_{OUT}$  = 1.8 V Efficiency, L = 2.2  $\mu$ H


Figure 12. TPS563201  $V_{OUT}$  = 3.3 V Efficiency, L = 2.2  $\mu$ H

# **NSTRUMENTS**

## **Typical Characteristics (continued)**

V<sub>IN</sub> = 12 V (unless otherwise noted)









Figure 14. TPS563208  $V_{OUT}$  = 1.05 V Efficiency, L = 2.2  $\mu$ H






Figure 15. TPS563208  $V_{OUT}$  = 1.5 V Efficiency, L = 2.2  $\mu H$ 

100%

100% 90% 80% 70% 60%

Figure 16. TPS563208  $V_{OUT}$  = 1.8 V Efficiency, L = 2.2  $\mu H$ 




Figure 17. TPS563208  $V_{OUT}$  = 3.3 V Efficiency, L = 2.2  $\mu H$ 




Figure 18. TPS563208  $V_{OUT}$  = 5 V Efficiency, L = 3.3  $\mu H$ 




## 7 Detailed Description

#### 7.1 Overview

The TPS563201 and TPS563208 are 3-A synchronous step-down converters. The proprietary D-CAP2 mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2 mode control can reduce the output capacitance required to meet a specific level of performance.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Adaptive On-Time Control and PWM Operation

The main control loop of the TPS563201 and TPS563208 is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2 mode control. The D-CAP2 mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, VIN, and inversely proportional to the output voltage, V<sub>O</sub>, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2 mode control.

# TEXAS INSTRUMENTS

#### **Feature Description (continued)**

## 7.3.2 Pulse Skip Control (TPS563201)

The TPS563201 is designed with advanced Eco-mode to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation I<sub>OUT(LL)</sub> current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

#### 7.3.3 Soft Start and Pre-Biased Soft Start

The TPS563201 and TPS563208 have an internal 1-ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is pre-biased at startup, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the converters ramp up smoothly into regulation point.

#### 7.3.4 Current Protection

The output over-current limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I<sub>out</sub>. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device will shut down after the UVP delay time (typically 24 µs) and re-start after the hiccup time (typically 15 ms).

When the over current condition is removed, the output voltage returns to the regulated value.

#### 7.3.5 Undervoltage Lockout (UVLO) Protection

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

#### 7.3.6 Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 172°C), the device is shut off. This is a non-latch protection.



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS563201 and TPS563208 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS563201 and TPS563208 operate at a quasi-fixed frequency of 580 kHz.

#### 7.4.2 Eco-mode Operation

When the TPS563201 and TPS563208 are in the normal CCM operating mode and the switch current falls to 0 A, the TPS563201 and TPS563208 begin operating in pulse skipping Eco-mode. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the VFB voltage falls below the Eco-mode threshold voltage. As the output current decreases, the perceived time between switching pulses increases.

#### 7.4.3 Standby Operation

When the TPS563201 and TPS563208 are operating in either normal CCM or Eco-mode, they may be placed in standby by asserting the EN pin low.

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The devices are typical step-down DC-DC converters. It typically uses to convert a higher dc voltage to a lower dc voltage with a maximum available output current of 3 A. The following design procedure can be used to select component values for the TPS563201 and TPS563208. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

## 8.2 Typical Application

The application schematic in Figure 19 was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

Figure 19 shows the TPS563201 and TPS563208 4.5-V to 17-V input, 1.05-V output converter schematics.




Figure 19. TPS563201 and TPS563208 1.05-V/3-A Reference Design



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

Table 1 shows the design parameters for this application.

**Table 1. Design Parameters** 

| PARAMETER                           | EXAMPLE VALUE       |  |  |  |  |  |
|-------------------------------------|---------------------|--|--|--|--|--|
| Input voltage range                 | 4.5 to 17 V         |  |  |  |  |  |
| Output voltage                      | 1.05 V              |  |  |  |  |  |
| Transient response, 1.5-A load step | $\Delta$ Vout = ±5% |  |  |  |  |  |
| Input ripple voltage                | 400 mV              |  |  |  |  |  |
| Output ripple voltage               | 30 mV               |  |  |  |  |  |
| Output current rating               | 3 A                 |  |  |  |  |  |
| Operating frequency                 | 580 kHz             |  |  |  |  |  |

### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. TI recommends to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate  $V_{OUT}$ .

To improve efficiency at very light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.768 \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

#### 8.2.2.2 Output Filter Selection

The LC filter used as the output filter has double pole at:

$$f_{P} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2 introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

**Table 2. Recommended Component Values** 

| OUTPUT      | D4 (I/O) | D2 (I/O) | L1 (µH) |     | C9 - C0 (::E) |              |
|-------------|----------|----------|---------|-----|---------------|--------------|
| VOLTAGE (V) | R1 (kΩ)  | R2 (kΩ)  | MIN TYP |     | MAX           | C8 + C9 (µF) |
| 1           | 3.09     | 10.0     | 1.5     | 2.2 | 4.7           | 20 to 68     |
| 1.05        | 3.74     | 10.0     | 1.5     | 2.2 | 4.7           | 20 to 68     |
| 1.2         | 5.76     | 10.0     | 1.5     | 2.2 | 4.7           | 20 to 68     |
| 1.5         | 9.53     | 10.0     | 1.5     | 2.2 | 4.7           | 20 to 68     |
| 1.8         | 13.7     | 10.0     | 1.5     | 2.2 | 4.7           | 20 to 68     |
| 2.5         | 22.6     | 10.0     | 2.2     | 2.2 | 4.7           | 20 to 68     |
| 3.3         | 33.2     | 10.0     | 2.2     | 2.2 | 4.7           | 20 to 68     |
| 5           | 54.9     | 10.0     | 3.3     | 3.3 | 4.7           | 20 to 68     |
| 6.5         | 75       | 10.0     | 3.3     | 3.3 | 4.7           | 20 to 68     |

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5, and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$

$$\tag{4}$$

$$II_{PEAK} = I_O + \frac{II_{P-P}}{2} \tag{5}$$

$$I_{LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}II_{P-P}^2}$$
(6)

For this design example, the calculated peak current is 3.5 A and the calculated RMS current is 3.01 A. The inductor used is a WE 74431122 with a peak current rating of 13 A and an RMS current rating of 9 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS563201 and TPS563208 are intended for use with ceramic or other low ESR capacitors. Recommended values range from 20 µF to 68 uF. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22-μF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.


#### 8.2.2.3 Input Capacitor Selection

The TPS563201 and TPS563208 require an input decoupling capacitor and a bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10 µF for the decoupling capacitor. An additional 0.1-µF capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### 8.2.2.4 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. TI recommends to use a ceramic capacitor.

#### 8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated

TPS563201


TPS563208


2.5

3




SLVSD90 - DECEMBER 2015 www.ti.com







SLVSD90 - DECEMBER 2015 www.ti.com



## 9 Power Supply Recommendations

TPS563201 and TPS563208 are designed to operate from input supply voltage in the range of 4.5 V to 17 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is V<sub>O</sub> / 0.75.

## 10 Layout

## 10.1 Layout Guidelines

- 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- 2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- 3. Provide sufficient vias for the input capacitor and output capacitor.
- 4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- 5. Do not allow switching current to flow under the device.
- 6. A separate VOUT path should be connected to the upper feedback resistor.
- 7. Make a Kelvin connection to the GND pin for the feedback path.
- 8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- 9. The trace of the VFB node should be as small as possible to avoid noise coupling.
- 10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

## 10.2 Layout Example




Figure 36. TPS563201 and TPS563208 Layout



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

| PARTS     | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------|--------------|---------------------|---------------------|---------------------|
| TPS563201 | Click here     | Click here   | Click here          | Click here          | Click here          |
| TPS563208 | Click here     | Click here   | Click here          | Click here          | Click here          |

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

D-CAP2, Eco-mode, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. Blu-ray is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





16-Nov-2017

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish  | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|-------------------|--------------------|--------------|----------------------|---------|
| TPS563201DDCR    | ACTIVE | SOT-23-THIN  | DDC                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN | Level-1-260C-UNLIM | -40 to 125   | 3201                 | Samples |
| TPS563201DDCT    | ACTIVE | SOT-23-THIN  | DDC                | 6    | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN | Level-1-260C-UNLIM | -40 to 125   | 3201                 | Samples |
| TPS563208DDCR    | ACTIVE | SOT-23-THIN  | DDC                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU SN             | Level-1-260C-UNLIM | -40 to 125   | 3208                 | Samples |
| TPS563208DDCT    | ACTIVE | SOT-23-THIN  | DDC                | 6    | 250            | Green (RoHS<br>& no Sb/Br) | CU SN             | Level-1-260C-UNLIM | -40 to 125   | 3208                 | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

16-Nov-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2018


## TAPE AND REEL INFORMATION





|    | Dimension designed to accommodate the component width     |
|----|---|
|    | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

| Device        | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|---------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS563201DDCR | SOT-<br>23-THIN | DDC                | 6 | 3000 | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS563201DDCR | SOT-<br>23-THIN | DDC                | 6 | 3000 | 180.0                    | 9.5                      | 3.17       | 3.1        | 1.1        | 4.0        | 8.0       | Q3               |
| TPS563201DDCT | SOT-<br>23-THIN | DDC                | 6 | 250  | 180.0                    | 8.4                      | 3.2        | 3.2        | 1.4        | 4.0        | 8.0       | Q3               |
| TPS563201DDCT | SOT-<br>23-THIN | DDC                | 6 | 250  | 180.0                    | 9.5                      | 3.17       | 3.1        | 1.1        | 4.0        | 8.0       | Q3               |
| TPS563208DDCR | SOT-<br>23-THIN | DDC                | 6 | 3000 | 180.0                    | 9.5                      | 3.17       | 3.1        | 1.1        | 4.0        | 8.0       | Q3               |
| TPS563208DDCT | SOT-<br>23-THIN | DDC                | 6 | 250  | 180.0                    | 9.5                      | 3.17       | 3.1        | 1.1        | 4.0        | 8.0       | Q3               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Feb-2018



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS563201DDCR | SOT-23-THIN  | DDC             | 6    | 3000 | 210.0       | 185.0      | 35.0        |
| TPS563201DDCR | SOT-23-THIN  | DDC             | 6    | 3000 | 184.0       | 184.0      | 19.0        |
| TPS563201DDCT | SOT-23-THIN  | DDC             | 6    | 250  | 210.0       | 185.0      | 35.0        |
| TPS563201DDCT | SOT-23-THIN  | DDC             | 6    | 250  | 184.0       | 184.0      | 19.0        |
| TPS563208DDCR | SOT-23-THIN  | DDC             | 6    | 3000 | 184.0       | 184.0      | 19.0        |
| TPS563208DDCT | SOT-23-THIN  | DDC             | 6    | 250  | 184.0       | 184.0      | 19.0        |

# DDC (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.