

# ESP32-S2-SOLO

# ESP32-S2-SOLO-U

## Datasheet

2.4 GHz Wi-Fi (802.11 b/g/n) module

Built around ESP32-S2 series of SoC (chip revision 0), Xtensa® single-core 32-bit LX7 micro-processor

Flash up to 16 MB, optional 2 MB PSRAM in chip package

36 GPIOs, rich set of peripherals

On-board PCB antenna or external antenna connector



ESP32-S2-SOLO



ESP32-S2-SOLO-U



Version 1.4  
Espressif Systems  
Copyright © 2022

# 1 Module Overview

**Note:**

Check the link or the QR code to make sure that you use the latest version of this document:  
[https://www.espressif.com/documentation/esp32-s2-solo\\_esp32-s2-solo-u\\_datasheet\\_en.pdf](https://www.espressif.com/documentation/esp32-s2-solo_esp32-s2-solo-u_datasheet_en.pdf)



## 1.1 Features

### CPU and On-Chip Memory

- ESP32-S2 or ESP32-S2R2 embedded, Xtensa® single-core 32-bit LX7 microprocessor, up to 240 MHz
- 128 KB ROM
- 320 KB SRAM
- 16 KB SRAM in RTC
- 2 MB embedded PSRAM (ESP32-S2R2 only)

### Wi-Fi

- 802.11 b/g/n
- Bit rate: 802.11n up to 150 Mbps
- A-MPDU and A-MSDU aggregation
- 0.4  $\mu$ s guard interval support
- Operating frequency: 2412 ~ 2484 MHz

### Peripherals

- GPIO, SPI, LCD, UART, I2C, I2S, Camera interface, IR, pulse counter, LED PWM, TWAI® (compatible with ISO 11898-1, i.e. CAN Specification 2.0), full-speed USB OTG, ADC, DAC, touch sensor, temperature sensor

### Integrated Components on Module

- 40 MHz crystal oscillator
- 4 MB SPI flash

### Antenna Options

- On-board PCB antenna (ESP32-S2-SOLO)
- External antenna via a connector (ESP32-S2-SOLO-U)

### Operating Conditions

- Operating voltage/Power supply: 3.0 ~ 3.6 V
- Operating ambient temperature:
  - 85 °C version: -40 ~ 85 °C
  - 105 °C version: -40 ~ 105 °C (ESP32-S2-SOLO-H4 and ESP32-S2-SOLO-U-H4 only)

### Certification

- RF certification: See certificates for [ESP32-S2-SOLO](#) and [ESP32-S2-SOLO-U](#)
- Green certification: RoHS/REACH

### Test

- HTOL/HTSL/uHAST/TCT/ESD

## 1.2 Description

ESP32-S2-SOLO and ESP32-S2-SOLO-U are two powerful, generic Wi-Fi MCU modules that have a rich set of peripherals. They are an ideal choice for a wide variety of application scenarios relating to Internet of Things (IoT), wearable electronics and smart home.

The ordering information for the two modules is as follows:

**Table 1: Ordering Information**

Module	Ordering Code	Chip Embedded	Flash	Module Dimensions (mm)
ESP32-S2-SOLO (ANT)	ESP32-S2-SOLO-N4 (85 °C version)	ESP32-S2	4 MB	18.0 x 25.5 x 3.1
	ESP32-S2-SOLO-H4 (105 °C version)			
	ESP32-S2-SOLO-N4R2 (85 °C version)	ESP32-S2R2		
ESP32-S2-SOLO-U (CONN)	ESP32-S2-SOLO-U-N4 (85 °C version)	ESP32-S2		18.0 x 19.2 x 3.2
	ESP32-S2-SOLO-U-H4(105 °C version)			
	ESP32-S2-SOLO-U-N4R2 (85 °C version)	ESP32-S2R2		

<sup>1</sup> These modules can be shipped with different flash sizes.

<sup>2</sup> 105 °C version modules can integrate the ESP32-S2 chip and 4 MB flash only.

<sup>3</sup> For dimensions of the external antenna connector, please see Section 7.3.

ESP32-S2-SOLO comes with an on-board PCB antenna, and ESP32-S2-SOLO-U with an external antenna connector. Both ESP32-S2-SOLO and ESP32-S2-SOLO-U have three variants:

- integrating the ESP32-S2 chip (which has no embedded flash and PSRAM), and a flash that operates at -40 ~ 85 °C
- integrating the ESP32-S2 chip (which has no embedded flash and PSRAM), and a flash that operates at -40 ~ 105 °C
- integrating the ESP32-S2R2 chip (which is embedded with a 2 MB PSRAM), and a flash that operates at -40 ~ 85 °C

The three variants differ in the chip integrated and the ambient operating temperature. In this datasheet unless otherwise stated, ESP32-S2-SOLO refers to all variants of ESP32-S2-SOLO, whereas ESP32-S2-SOLO-U refers to all variants of ESP32-S2-SOLO-U.

The ESP32-S2 chip and the ESP32-S2R2 chip falls into the same category, namely ESP32-S2 series. ESP32-S2 series of chips has an Xtensa® 32-bit LX7 CPU that operates at up to 240 MHz. It has a low-power co-processor that can be used instead of the CPU to save power while performing tasks that do not require much computing power, such as monitoring of peripherals.

ESP32-S2 integrates a rich set of peripherals, ranging from SPI, I2S, UART, I2C, LED PWM, TWAI®, LCD, Camera interface, ADC, DAC, touch sensor, temperature sensor, as well as up to 43 GPIOs. It also includes a full-speed USB On-The-Go (OTG) interface to enable USB communication.

The ESP32-S2 chip and the ESP32-S2R2 chip vary only in whether a PSRAM is embedded. For details, please refer to Section *ESP32-S2 Series Comparison* in [ESP32-S2 Series Datasheet](#).

## 1.3 Applications

- Generic Low-power IoT Sensor Hub
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- Over-the-top (OTT) Devices
- USB Devices
- Speech Recognition

[Not Recommended For New Designs \(NRND\)](#)

- Image Recognition
- Mesh Network
- Home Automation
- Smart Home Control Panel
- Smart Building
- Industrial Automation
- Smart Agriculture
- Audio Applications
- Health Care Applications
- Wi-Fi-enabled Toys
- Wearable Electronics
- Retail & Catering Applications
- Smart POS Machines

# Contents

<b>1</b>	<b>Module Overview</b>	<b>2</b>
1.1	Features	2
1.2	Description	2
1.3	Applications	3
<b>2</b>	<b>Block Diagram</b>	<b>8</b>
<b>3</b>	<b>Pin Definitions</b>	<b>9</b>
3.1	Pin Layout	9
3.2	Pin Description	9
3.3	Strapping Pins	11
<b>4</b>	<b>Electrical Characteristics</b>	<b>13</b>
4.1	Absolute Maximum Ratings	13
4.2	Recommended Operating Conditions	13
4.3	DC Characteristics (3.3 V, 25 °C)	13
4.4	Current Consumption Characteristics	14
4.5	Wi-Fi RF Characteristics	15
4.5.1	Wi-Fi RF Standards	15
4.5.2	Transmitter Characteristics	15
4.5.3	Receiver Characteristics	16
<b>5</b>	<b>Module Schematics</b>	<b>18</b>
<b>6</b>	<b>Peripheral Schematics</b>	<b>20</b>
<b>7</b>	<b>Physical Dimensions and PCB Land Pattern</b>	<b>21</b>
7.1	Physical Dimensions	21
7.2	Recommended PCB Land Pattern	22
7.3	Dimensions of External Antenna Connector	24
<b>8</b>	<b>Product Handling</b>	<b>25</b>
8.1	Storage Conditions	25
8.2	Electrostatic Discharge (ESD)	25
8.3	Reflow Profile	25
<b>9</b>	<b>MAC Addresses and eFuse</b>	<b>26</b>
<b>10</b>	<b>Related Documentation and Resources</b>	<b>27</b>
	<b>Revision History</b>	<b>28</b>

## List of Tables

1	Ordering Information	3
2	Pin Definitions	10
3	Strapping Pins	11
4	Absolute Maximum Ratings	13
5	Recommended Operating Conditions	13
6	DC Characteristics (3.3 V, 25 °C)	13
7	Current Consumption Depending on RF Modes	14
8	Current Consumption in Modem-sleep Mode	14
9	Current Consumption in Low-Power Modes	15
10	Wi-Fi RF Standards	15
11	TX Power	16
12	RX Sensitivity	16
13	Maximum RX Level	17
14	Adjacent Channel Rejection	17

## List of Figures

1	ESP32-S2-SOLO Block Diagram	8
2	ESP32-S2-SOLO-U Block Diagram	8
3	Pin Layout (Top View)	9
4	ESP32-S2-SOLO Schematics	18
5	ESP32-S2-SOLO-U Schematics	19
6	Peripheral Schematics	20
7	ESP32-S2-SOLO Physical Dimensions	21
8	ESP32-S2-SOLO-U Physical Dimensions	21
9	ESP32-S2-SOLO Recommended PCB Land Pattern	22
10	ESP32-S2-SOLO-U Recommended PCB Land Pattern	23
11	Dimensions of External Antenna Connector	24
12	Reflow Profile	25





## 3 Pin Definitions

### 3.1 Pin Layout

The pin diagram below shows the approximate location of pins on the module. For the actual diagram drawn to scale, please refer to Figure 7.1 *Physical Dimensions*.

The above pin layout is applicable for ESP32-S2-SOLO and ESP32-S2-SOLO-U, but the latter has no keepout zone.




Figure 3: Pin Layout (Top View)

### 3.2 Pin Description

The module has 41 pins. See pin definitions in Table 2.

For peripheral pin configurations, please refer to [ESP32-S2 Series Datasheet](#).

Table 2: Pin Definitions

Name	No.	Type <sup>1</sup>	Function
GND	1	P	Ground
3V3	2	P	Power supply
EN	3	I	High: on, enables the chip. Low: off, the chip powers off. Note: Do not leave the EN pin floating.
IO4	4	I/O/T	RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3
IO5	5	I/O/T	RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4
IO6	6	I/O/T	RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5
IO7	7	I/O/T	RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6
IO15	8	I/O/T	RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P
IO16	9	I/O/T	RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N
IO17	10	I/O/T	RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6, DAC_1
IO18	11	I/O/T	RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, DAC_2, CLK_OUT3
IO8	12	I/O/T	RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7
IO19	13	I/O/T	RTC_GPIO19, GPIO19, U1RTS, ADC2_CH8, CLK_OUT2, USB_D-
IO20	14	I/O/T	RTC_GPIO20, GPIO20, U1CTS, ADC2_CH9, CLK_OUT1, USB_D+
IO3	15	I/O/T	RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2
IO46	16	I	GPIO46
IO9	17	I/O/T	RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD
IO10	18	I/O/T	RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4
IO11	19	I/O/T	RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5
IO12	20	I/O/T	RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6
IO13	21	I/O/T	RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7
IO14	22	I/O/T	RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS
IO21	23	I/O/T	RTC_GPIO21, GPIO21
IO33	24	I/O/T	SPIIO4, GPIO33, FSPIHD
IO34	25	I/O/T	SPIIO5, GPIO34, FSPICS0
IO45	26	I/O/T	GPIO45
IO0	27	I/O/T	RTC_GPIO0, GPIO0
IO35	28	I/O/T	SPIIO6, GPIO35, FSPID
IO36	29	I/O/T	SPIIO7, GPIO36, FSPICLK
IO37	30	I/O/T	SPIDQS, GPIO37, FSPIQ
IO38	31	I/O/T	GPIO38, FSPIWP
IO39	32	I/O/T	MTCK, GPIO39, CLK_OUT3
IO40	33	I/O/T	MTDO, GPIO40, CLK_OUT2
IO41	34	I/O/T	MTDI, GPIO41, CLK_OUT1
IO42	35	I/O/T	MTMS, GPIO42
RXD0	36	I/O/T	U0RXD, GPIO44, CLK_OUT2
TXD0	37	I/O/T	U0TXD, GPIO43, CLK_OUT1
IO2	38	I/O/T	RTC_GPIO2, GPIO2, TOUCH2, ADC1_CH1
IO1	39	I/O/T	RTC_GPIO1, GPIO1, TOUCH1, ADC1_CH0

Cont'd on next page

[Not Recommended For New Designs \(NRND\)](#)

Table 2 – cont'd from previous page

Name	No.	Type <sup>1</sup>	Function
GND	40	P	Ground
EPAD	41	P	Ground

<sup>1</sup> P: power supply; I: input; O: output; T: high impedance.

### 3.3 Strapping Pins

**Note:**

The content below is excerpted from Section Strapping Pins in [ESP32-S2 Series Datasheet](#). For the strapping pin mapping between the chip and modules, please refer to Chapter 5 [Module Schematics](#).

ESP32-S2 has three strapping pins:

- GPIO0
- GPIO45
- GPIO46

Software can read the values of corresponding bits from register "GPIO\_STRAPPING".

During the chip's system reset (power-on-reset, RTC watchdog reset, brownout reset, analog super watchdog reset, and crystal clock glitch detection reset), the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down.

GPIO0, GPIO45 and GPIO46 are connected to the chip's internal weak pull-up/pull-down during the chip reset. Consequently, if they are unconnected or the connected external circuit is high-impedance, the internal weak pull-up/pull-down will determine the default input level of these strapping pins.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32-S2.

After reset, the strapping pins work as normal-function pins.

Refer to Table 3 for a detailed boot-mode configuration of the strapping pins.

Table 3: Strapping Pins

VDD_SPI Voltage <sup>1 2</sup>			
Pin	Default	3.3 V	1.8 V
GPIO45	Pull-down	0	1
Booting Mode <sup>3</sup>			
Pin	Default	SPI Boot	Download Boot
GPIO0	Pull-up	1	0
GPIO46	Pull-down	Don't-care	0
Enabling/Disabling ROM Messages Print During Booting <sup>4 5</sup>			
Pin	Default	Enabled	Disabled
GPIO46	Pull-down	See note 5	See note 5

**Note:**

1. The functionality of strapping pin GPIO45 to select VDD\_SPI voltage may be disabled by setting VDD\_SPI\_FORCE eFuse to 1. In such a case the voltage is selected with eFuse bit VDD\_SPI\_TIEH.
2. Since ESP32-S2FH2, ESP32-S2FH4, ESP32-S2FN4R2, and ESP32-S2R2 come with both/either 3.3 V SPI flash and/or PSRAM, VDD\_SPI must be configured to 3.3 V.
3. The strapping combination of GPIO46 = 1 and GPIO0 = 0 is invalid and will trigger unexpected behavior.
4. ROM code can be printed over U0TXD (by default) or DAC\_1, depending on the eFuse bit.
5. When eFuse UART\_PRINT\_CONTROL value is:
  - 0, print is normal during boot and not controlled by GPIO46.
  - 1 and GPIO46 is 0, print is normal during boot; but if GPIO46 is 1, print is disabled.
  - 2 and GPIO46 is 0, print is disabled; but if GPIO46 is 1, print is normal.
  - 3, print is disabled and not controlled by GPIO46.

## 4 Electrical Characteristics

### 4.1 Absolute Maximum Ratings

Stresses above those listed in *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**Table 4: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Unit
VDD33	Power supply voltage	−0.3	3.6	V
T <sub>STORE</sub>	Storage temperature	−40	105	°C

### 4.2 Recommended Operating Conditions

**Table 5: Recommended Operating Conditions**

Symbol	Parameter	Min	Typ	Max	Unit
VDD33	Power supply voltage	3.0	3.3	3.6	V
I <sub>VDD</sub>	Current delivered by external power supply	0.5	—	—	A
T <sub>A</sub>	Operating ambient temperature	85 °C version 105 °C version	−40	— 85 105	°C

### 4.3 DC Characteristics (3.3 V, 25 °C)

**Table 6: DC Characteristics (3.3 V, 25 °C)**

Symbol	Parameter	Min	Typ	Max	Unit
C <sub>IN</sub>	Pin capacitance	—	2	—	pF
V <sub>IH</sub>	High-level input voltage	0.75 × VDD <sup>1</sup>	—	VDD <sup>1</sup> + 0.3	V
V <sub>IL</sub>	Low-level input voltage	−0.3	—	0.25 × VDD <sup>1</sup>	V
I <sub>IH</sub>	High-level input current	—	—	50	nA
I <sub>IL</sub>	Low-level input current	—	—	50	nA
V <sub>OH</sub> <sup>2</sup>	High-level output voltage	0.8 × VDD <sup>1</sup>	—	—	V
V <sub>OL</sub> <sup>2</sup>	Low-level output voltage	—	—	0.1 × VDD <sup>1</sup>	V
I <sub>OH</sub>	High-level source current (VDD <sup>1</sup> = 3.3 V, V <sub>OH</sub> ≥ 2.64 V, PAD_DRIVER = 3)	—	40	—	mA
I <sub>OL</sub>	Low-level sink current (VDD <sup>1</sup> = 3.3 V, V <sub>OL</sub> = 0.495 V, PAD_DRIVER = 3)	—	28	—	mA
R <sub>PU</sub>	Pull-up resistor	—	45	—	kΩ
R <sub>PD</sub>	Pull-down resistor	—	45	—	kΩ
V <sub>IH_nRST</sub>	Chip reset release voltage	0.75 × VDD <sup>1</sup>	—	VDD <sup>1</sup> + 0.3	V
V <sub>IL_nRST</sub>	Chip reset voltage	−0.3	—	0.25 × VDD <sup>1</sup>	V

Not Recommended For New Designs (NRND)

<sup>1</sup> VDD is the I/O voltage for pins of a particular power domain.

<sup>2</sup> V<sub>OH</sub> and V<sub>OL</sub> are measured using high-impedance load.

## 4.4 Current Consumption Characteristics

Owing to the use of advanced power-management technologies, the module can switch between different power modes. For details on different power modes, please refer to Section *RTC and Low-Power Management* in [ESP32-S2 Series Datasheet](#).

**Table 7: Current Consumption Depending on RF Modes**

Work mode	Description		Peak (mA)
Active (RF working)	TX	802.11b, 20 MHz, 1 Mbps, @19.5 dBm	310
		802.11g, 20 MHz, 54 Mbps, @15 dBm	220
		802.11n, 20 MHz, MCS7, @13.5 dBm	205
		802.11n, 40 MHz, MCS7, @13.5 dBm	165
	RX <sup>2</sup>	802.11b/g/n, 20 MHz	71
		802.11n, 40 MHz	75

<sup>1</sup> The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on 100% duty cycle.

<sup>2</sup> The current consumption figures in RX mode are for cases where the peripherals are disabled and the CPU idle.

**Note:**

The content below is excerpted from *Section Power Consumption in Other Modes* in [ESP32-S2 Series Datasheet](#).

The measurements below are applicable to ESP32-S2, ESP32-S2FH2, and ESP32-S2FH4. Since ESP32-S2FN4R2 and ESP32-S2R2 are embedded with PSRAM, their current consumption might be higher.

**Table 8: Current Consumption in Modem-sleep Mode**

Mode	CPU Frequency (MHz)	Description	Typ	
			All Peripherals Clocks Disabled (mA)	All Peripherals Clocks Enabled (mA) <sup>1</sup>
Modem-sleep <sup>2,3</sup>	240	CPU is idle	20.0	28.0
		CPU is running	23.0	32.0
	160	CPU is idle	14.0	21.0
		CPU is running	16.0	24.0
	80	CPU is idle	10.5	18.4
		CPU is running	12.0	20.0

<sup>1</sup> In practice, the current consumption might be different depending on which peripherals are enabled.

<sup>2</sup> In Modem sleep mode, Wi-Fi is clock gated.

<sup>3</sup> In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

**Table 9: Current Consumption in Low-Power Modes**

Mode	Description		Typ ( $\mu\text{A}$ )
Light-sleep <sup>1</sup>	VDD_SPI and Wi-Fi are powered down, and all GPIOs are high-impedance		750
Deep-sleep	The ULP co-processor is powered on <sup>2</sup>	ULP-FSM	170
		ULP-RISC-V	190
	ULP sensor-monitored pattern <sup>3</sup>		22
	RTC timer + RTC memory		25
	RTC timer only		20
Power off	CHIP_PU is set to low level, the chip is powered off		1

<sup>1</sup> In Light-sleep mode, with all related SPI pins pulled up, the current consumption of the embedded PSRAM is 140  $\mu\text{A}$ . Chip variants with embedded PSRAM include ESP32-S2FN4R2 and ESP32-S2R2.

<sup>2</sup> During Deep-sleep, when the ULP co-processor is powered on, peripherals such as GPIO and I2C are able to operate.

<sup>3</sup> The "ULP sensor-monitored pattern" refers to the mode where the ULP coprocessor or the sensor works periodically. When touch sensors work with a duty cycle of 1%, the typical current consumption is 22  $\mu\text{A}$ .

## 4.5 Wi-Fi RF Characteristics

### 4.5.1 Wi-Fi RF Standards

**Table 10: Wi-Fi RF Standards**

Name		Description
Center frequency range of operating channel <sup>1</sup>		2412 ~ 2484 MHz
Wi-Fi wireless standard		IEEE 802.11b/g/n
Data rate	20 MHz	802.11b: 1, 2, 5.5 and 11 Mbps 802.11g: 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11n: MCS0-7, 72.2 Mbps (Max)
	40 MHz	802.11n: MCS0-7, 150 Mbps (Max)
Antenna type		PCB antenna, external antenna connector

<sup>1</sup> Device should operate in the center frequency range allocated by regional regulatory authorities. Target center frequency range is configurable by software.

<sup>2</sup> For the modules that use external antenna connectors, the output impedance is 50  $\Omega$ . For other modules without external antenna connectors, the output impedance is irrelevant.

### 4.5.2 Transmitter Characteristics

Target TX power is configurable based on device or certification requirements. The default characteristics are provided in Table 11.

Table 11: TX Power

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	19.5	—
802.11b, 11 Mbps	—	19.5	—
802.11g, 6 Mbps	—	18.0	—
802.11g, 54 Mbps	—	15.0	—
802.11n, HT20, MCS0	—	18.0	—
802.11n, HT20, MCS7	—	13.5	—
802.11n, HT40, MCS0	—	18.0	—
802.11n, HT40, MCS7	—	13.5	—

### 4.5.3 Receiver Characteristics

Table 12: RX Sensitivity

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	−97	—
802.11b, 2 Mbps	—	−95	—
802.11b, 5.5 Mbps	—	−93	—
802.11b, 11 Mbps	—	−88	—
802.11g, 6 Mbps	—	−92	—
802.11g, 9 Mbps	—	−91	—
802.11g, 12 Mbps	—	−89	—
802.11g, 18 Mbps	—	−86	—
802.11g, 24 Mbps	—	−83	—
802.11g, 36 Mbps	—	−80	—
802.11g, 48 Mbps	—	−76	—
802.11g, 54 Mbps	—	−75	—
802.11n, HT20, MCS0	—	−92	—
802.11n, HT20, MCS1	—	−88	—
802.11n, HT20, MCS2	—	−85	—
802.11n, HT20, MCS3	—	−83	—
802.11n, HT20, MCS4	—	−79	—
802.11n, HT20, MCS5	—	−75	—
802.11n, HT20, MCS6	—	−73	—
802.11n, HT20, MCS7	—	−72	—
802.11n, HT40, MCS0	—	−89	—
802.11n, HT40, MCS1	—	−85	—
802.11n, HT40, MCS2	—	−83	—
802.11n, HT40, MCS3	—	−79	—
802.11n, HT40, MCS4	—	−76	—
802.11n, HT40, MCS5	—	−72	—

Cont'd on next page  
[Not Recommended For New Designs \(NRND\)](#)



Table 12 – cont'd from previous page

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11n, HT40, MCS6	—	–70	—
802.11n, HT40, MCS7	—	–68	—

Table 13: Maximum RX Level

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	5	—
802.11b, 11 Mbps	—	5	—
802.11b, 6 Mbps	—	5	—
802.11b, 54 Mbps	—	0	—
802.11n, HT20, MCS0	—	5	—
802.11n, HT20, MCS7	—	0	—
802.11n, HT40, MCS0	—	5	—
802.11n, HT40, MCS7	—	0	—

Table 14: Adjacent Channel Rejection

Rate	Min (dB)	Typ (dB)	Max (dB)
802.11b, 11 Mbps	—	35	—
802.11b, 6 Mbps	—	31	—
802.11b, 54 Mbps	—	14	—
802.11n, HT20, MCS0	—	31	—
802.11n, HT20, MCS7	—	13	—
802.11n, HT40, MCS0	—	19	—
802.11n, HT40, MCS7	—	8	—

## 5 Module Schematics

This is the reference design of the module.




Figure 4: ESP32-S2-SOLO Schematics




Figure 5: ESP32-S2-SOLO-U Schematics

## 6 Peripheral Schematics

This is the typical application circuit of the module connected with peripheral components (for example, power supply, antenna, reset button, JTAG interface, and UART interface).




Figure 6: Peripheral Schematics

- Soldering the EPAD to the ground of the base board is not a must, however, it can optimize thermal performance. If you choose to solder it, please apply the correct amount of soldering paste.
- To ensure that the power supply to the ESP32-S2 chip is stable during power-up, it is advised to add an RC delay circuit at the EN pin. The recommended setting for the RC delay circuit is usually  $R = 10\text{ k}\Omega$  and  $C = 1\text{ }\mu\text{F}$ . However, specific parameters should be adjusted based on the power-up timing of the module and the power-up and reset sequence timing of the chip. For ESP32-S2's power-up and reset sequence timing diagram, please refer to Section *Power Scheme* in [ESP32-S2 Series Datasheet](#).
- GPIO18 works as U1RXD and is in floating state when the chip is powered on, which may affect the chip's entry into download boot mode. To solve this issue, add an external pull-up resistor.

## 7 Physical Dimensions and PCB Land Pattern

### 7.1 Physical Dimensions




Figure 7: ESP32-S2-SOLO Physical Dimensions





Figure 8: ESP32-S2-SOLO-U Physical Dimensions


**Note:**

For information about tape, reel, and product marking, please refer to [Espressif Module Package Information](#).

## 7.2 Recommended PCB Land Pattern



**Figure 9: ESP32-S2-SOLO Recommended PCB Land Pattern**



**Figure 10: ESP32-S2-SOLO-U Recommended PCB Land Pattern**

### 7.3 Dimensions of External Antenna Connector

ESP32-S2-SOLO-U uses the first generation external antenna connector as shown in Figure 11. This connector is compatible with the following connectors:

- U.FL Series connector from Hirose
- MHF I connector from I-PEX
- AMC connector from Amphenol




Figure 11: Dimensions of External Antenna Connector



## 8 Product Handling

### 8.1 Storage Conditions

The products sealed in moisture barrier bags (MBB) should be stored in a non-condensing atmospheric environment of  $< 40\text{ }^{\circ}\text{C}$  and  $/90\%\text{RH}$ . The module is rated at the moisture sensitivity level (MSL) of 3.

After unpacking, the module must be soldered within 168 hours with the factory conditions  $25\pm 5\text{ }^{\circ}\text{C}$  and  $/60\%\text{RH}$ . If the above conditions are not met, the module needs to be baked.

### 8.2 Electrostatic Discharge (ESD)

- Human body model (HBM):  $\pm 2000\text{ V}$
- Charged-device model (CDM):  $\pm 500\text{ V}$
- Air discharge:  $\pm 6000\text{ V}$
- Contact discharge:  $\pm 4000\text{ V}$

### 8.3 Reflow Profile

Solder the module in a single reflow.




Figure 12: Reflow Profile

## 9 MAC Addresses and eFuse

The eFuse in ESP32-S2 family of chips has been burnt into 48-bit `mac_address`. The actual addresses the chip uses in station or AP modes correspond to `mac_address` in the following way:

- Station mode: `mac_address`
- AP mode: `mac_address + 1`

There are seven blocks in eFuse for users to use. Each block is 256 bits in size and has independent write/read disable controller. Six of them can be used to store encrypted key or user data, and the remaining one is only used to store user data.

## 10 Related Documentation and Resources

### Related Documentation

- [ESP32-S2 Series Datasheet](#) – Specifications of the ESP32-S2 hardware.
- [ESP32-S2 Technical Reference Manual](#) – Detailed information on how to use the ESP32-S2 memory and peripherals.
- [ESP32-S2 Hardware Design Guidelines](#) – Guidelines on how to integrate the ESP32-S2 into your hardware product.
- *Certificates*  
<https://espressif.com/en/support/documents/certificates>
- *ESP32-S2 Product/Process Change Notifications (PCN)*  
<https://espressif.com/en/support/documents/pcns>
- *ESP32-S2 Advisories* – Information on security, bugs, compatibility, component reliability.  
<https://espressif.com/en/support/documents/advisories>
- *Documentation Updates and Update Notification Subscription*  
<https://espressif.com/en/support/download/documents>

### Developer Zone

- [ESP-IDF Programming Guide for ESP32-S2](#) – Extensive documentation for the ESP-IDF development framework.
- *ESP-IDF* and other development frameworks on GitHub.  
<https://github.com/espressif>
- *ESP32 BBS Forum* – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.  
<https://esp32.com/>
- *The ESP Journal* – Best Practices, Articles, and Notes from Espressif folks.  
<https://blog.espressif.com/>
- See the tabs *SDKs and Demos*, *Apps*, *Tools*, *AT Firmware*.  
<https://espressif.com/en/support/download/sdks-demos>

### Products

- *ESP32-S2 Series SoCs* – Browse through all ESP32-S2 SoCs.  
<https://espressif.com/en/products/socs?id=ESP32-S2>
- *ESP32-S2 Series Modules* – Browse through all ESP32-S2-based modules.  
<https://espressif.com/en/products/modules?id=ESP32-S2>
- *ESP32-S2 Series DevKits* – Browse through all ESP32-S2-based devkits.  
<https://espressif.com/en/products/devkits?id=ESP32-S2>
- *ESP Product Selector* – Find an Espressif hardware product suitable for your needs by comparing or applying filters.  
<https://products.espressif.com/#/product-selector?language=en>

### Contact Us

- See the tabs *Sales Questions*, *Technical Enquiries*, *Circuit Schematic & PCB Design Review*, *Get Samples* (Online stores), *Become Our Supplier*, *Comments & Suggestions*.  
<https://espressif.com/en/contact-us/sales-questions>

## Revision History

Date	Version	Release notes
2022-03-01	v1.4	<ul style="list-style-type: none"> <li>Added module pictures on the title page</li> <li>Added NRND watermark</li> <li>Updated Section "Learning Resources" and renamed to "Related Documentation and Resources"</li> <li>Added a note with a link and QR code to the latest version of the document</li> <li>Updated Table 8 <i>Current Consumption in Modem-sleep Mode</i> and Table 9 <i>Current Consumption in Low-Power Modes</i></li> </ul>
2021-06-21	v1.3	<ul style="list-style-type: none"> <li>Added module variants embedded with the ESP32-S2R2 chip</li> <li>Added module description to the title page</li> <li>Updated Chapter 1 <i>Module Overview</i></li> <li>Updated <i>Pin Layout (Top View)</i>, in which IO3, IO46 and IO45 are newly added</li> <li>Updated Figure 9 <i>ESP32-S2-SOLO Recommended PCB Land Pattern</i></li> <li>Added description in Section 7.3 <i>Dimensions of External Antenna Connector</i></li> <li>Replaced "chip family" with "chip series" following Espressif's taxonomy</li> </ul>
2020-12-17	v1.2	<ul style="list-style-type: none"> <li>Added TWAI to Chapter 1 <i>Module Overview</i></li> <li>Updated Table 7 <i>Current Consumption Depending on RF Modes</i></li> <li>Updated the capacitance value of RC delay circuit to 1 <math>\mu</math>F in Chapter 6 <i>Peripheral Schematics</i></li> <li>Updated note in Section 8.3 <i>Reflow Profile</i></li> </ul>
2020-07-31	v1.1	Updated notes in table 1
2020-07-22	v1.0	Official release
2020-05-19	v0.1	Preliminary release



[www.espressif.com](http://www.espressif.com)

## Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2022 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

[Not Recommended For New Designs \(NRND\)](#)