{"payload":{"header_redesign_enabled":false,"results":[{"id":"550167056","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"NikolaosGian/VLSI-ASIC-IC","hl_trunc_description":"An application using Cadence IC Package","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":550167056,"name":"VLSI-ASIC-IC","owner_id":28390438,"owner_login":"NikolaosGian","updated_at":"2023-02-12T17:13:35.676Z","has_issues":true}},"sponsorable":false,"topics":["asic","dft","routing","vlsi","logic-synthesis","placement","genus","floorplanning","innovus"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":119,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ANikolaosGian%252FVLSI-ASIC-IC%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/NikolaosGian/VLSI-ASIC-IC/star":{"post":"u38n9vgckT5UnhH07rEJkIC2vQHr4LCM8ci-bzGm5yRahR5JDbPY114rCFZc0GnApeZXbi_VavzV-YX5JVT-Yw"},"/NikolaosGian/VLSI-ASIC-IC/unstar":{"post":"aGYG1L0BgUe2qGzpKWA3bvv__OHrvRwNFSRfeJyK6KWBMh7wM92tUkspxW7dTb8eyDaGai4enzggKM9nu3IB7A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"li7FxHNzIwvzLQtH7EfqaqAOWi2Pv5ntocj7MoJ2H_CdvcbGogLtuBQtLMd4b0kT0BfuMYky6JqbCRkmHBL-SQ"}}},"title":"Repository search results"}