

## 1. Description


### 1.1. Project

Project Name	stm32f103c8t6
Board Name	stm32f103c8t6
Generated with:	STM32CubeMX 4.11.0
Date	11/30/2015

### 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103C8Tx
MCU Package	LQFP48
MCU Pin number	48

2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
5	PD0-OSC_IN	I/O	RCC_OSC_IN	
6	PD1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
11	PA1	I/O	TIM2_CH2	
13	PA3 *	I/O	GPIO_Input	
14	PA4 *	I/O	GPIO_Output	
15	PA5	I/O	SPI1_SCK	
16	PA6	I/O	SPI1_MISO	
17	PA7	I/O	SPI1_MOSI	
18	PB0	I/O	TIM3_CH3	
21	PB10	I/O	USART3_TX	
22	PB11	I/O	USART3_RX	
23	VSS	Power		
24	VDD	Power		
29	PA8	I/O	TIM1_CH1	
34	PA13	I/O	SYS_JTMS-SWDIO	
35	VSS	Power		
36	VDD	Power		
37	PA14	I/O	SYS_JTCK-SWCLK	
42	PB6	I/O	I2C1_SCL	
43	PB7	I/O	I2C1_SDA	
44	BOOT0	Boot		
46	PB9	I/O	TIM4_CH4	
47	VSS	Power		
48	VDD	Power		

\* The pin is affected with an I/O function



## 5. IPs and Middleware Configuration

### 5.1. I2C1

#### I2C: I2C

##### 5.1.1. Parameter Settings:

###### Master Features:

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

###### Slave Features:

Clock No Stretch Mode	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

### 5.2. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

##### 5.2.1. Parameter Settings:

###### System Parameters:

VDD voltage (V)	3.3
Prefetch Buffer	Enabled
Flash Latency(WS)	2 WS (3 CPU cycle)

###### RCC Parameters:

HSI Calibration Value	16
-----------------------	----

### 5.3. SPI1

#### Mode: Full-Duplex Master

##### 5.3.1. Parameter Settings:

**Basic Parameters:**

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

**Clock Parameters:**

Prescaler (for Baud Rate)	<b>4 *</b>
Baud Rate	<b>18.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

**Advanced Parameters:**

CRC Calculation	Disabled
NSS Signal Type	Software

## 5.4. SYS

### Debug: Serial-Wire

## 5.5. TIM1

**Clock Source : Internal Clock**

**Channel1: Input Capture direct mode**

### 5.5.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

**Input Capture Channel 1:**

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

## 5.6. TIM2

**Clock Source : Internal Clock**

**Channel2: Input Capture direct mode**

### 5.6.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Input Capture Channel 2:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

## 5.7. TIM3

**mode: Clock Source**

**Channel3: Input Capture direct mode**

### 5.7.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Input Capture Channel 3:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

## 5.8. TIM4

**mode: Clock Source**

**Channel4: Input Capture direct mode**

### 5.8.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Input Capture Channel 4:

Polarity Selection	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter (4 bits value)	0

## 5.9. USART3

**Mode: Asynchronous**

### 5.9.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
----------------	----------------------



Over Sampling

16 Samples

**\* User modified value**

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	n/a	<b>High *</b>	
	PB7	I2C1_SDA	Alternate Function Open Drain	n/a	<b>High *</b>	
RCC	PD0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PD1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	n/a	<b>High *</b>	
	PA6	SPI1_MISO	Input mode	No pull-up and no pull-down	<b>n/a</b>	
	PA7	SPI1_MOSI	Alternate Function Push Pull	n/a	<b>High *</b>	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Input mode	No pull-up and no pull-down	n/a	
TIM2	PA1	TIM2_CH2	Input mode	No pull-up and no pull-down	n/a	
TIM3	PB0	TIM3_CH3	Input mode	No pull-up and no pull-down	n/a	
TIM4	PB9	TIM4_CH4	Input mode	No pull-up and no pull-down	n/a	
USART3	PB10	USART3_TX	Alternate Function Push Pull	n/a	<b>High *</b>	
	PB11	USART3_RX	Input mode	No pull-up and no pull-down	<b>n/a</b>	
GPIO	PA3	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PA4	GPIO_Output	Output Push Pull	n/a	Low	

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
SPI1_RX	DMA1_Channel2	Peripheral To Memory	Low
SPI1_TX	DMA1_Channel3	Memory To Peripheral	Low

### SPI1\_RX: DMA1\_Channel2 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### SPI1\_TX: DMA1\_Channel3 DMA request Settings:

Mode: Normal  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
System tick timer	true	0	0
DMA1 channel2 global interrupt	true	0	0
DMA1 channel3 global interrupt	true	0	0
SPI1 global interrupt	true	0	0
Non maskable interrupt	unused		
Memory management fault	unused		
Prefetch fault, memory access fault	unused		
Undefined instruction or illegal state	unused		
Debug monitor	unused		
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break interrupt	unused		
TIM1 update interrupt	unused		
TIM1 trigger and commutation interrupts	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
USART3 global interrupt	unused		

\* User modified value

## 7. Power Plugin report

### 7.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
MCU	STM32F103C8Tx
Datasheet	13587_Rev17

### 7.2. Parameter Selection

Temperature	25
Vdd	3.3

## 8. Software Project

### 8.1. Project Settings

Name	Value
Project Name	stm32f103c8t6
Project Folder	D:\nbobovnikov\home\dev\auvir\auvir_embed\cubemx\stm32f103c8t6
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F1 V1.2.0

### 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No