
VHDL Modeling for Synthesis Hierarchical Design


Textbook Section 4.8: Add and Shift Multiplier

"Add and shift" binary multiplication






System Example: 8x8 multiplier




Roth example: Block diagram with control signals

FIGURE 4-25: Block Diagram for Binary Multiplier





"Add and shift" multiply algorithm (Moore model)




Example: $6 \times 5 = 110 \times 101$

```
M
                 CNT State
110
     0000
           101
                  0
                      INIT
                             Multiplicand->M, 0->A, Multiplier->Q, CNT=0
                       ADD (Since Q0=1) A = A+M
    + 110
     0110
           101
                  0
     0011
           010
                      SHIFT Shift A:Q, CNT+1=1 (CNT not 3 yet)
                             (skip ADD, since Q0 = 0)
                      SHIFT Shift A:Q, CNT+1=2 (CNT not 3 yet)
     0001
            101
                            (Since Q0 = 1) A = A + M
    + 110
     0111
           101
     0011
           110
                      SHIFT Shift A:Q, CNT+1=2 (CNT=3)
                      HALT Done = 1
     0011 110
        P = 30
```




Timing considerations

Be aware of register/flip-flop setup and hold constraints






Revised multiply algorithm



Control algorithm #1 state diagram

FIGURE 4-26: State Graph for Binary Multiplier Control






Control algorithm #2 – with bit counter (Mealy model)

FIGURE 4-28:


Multiplier Control with Counter



(a) Multiplier control

(b) State graph for add-shift control

M = LSB of shifted multiplier K = 1 after n shifts



(c) Final state graph for add-shift control



Example – showing the counter

TABLE 4-2: Operation of Multiplier Using a Counter

Time	State	Counter	Product Register	St	М	Κ	Load	Ad	Sh	Done
t_0	So	00	000000000	0	0	0	0	0	0	0
t_1°	S_0	00	00000000	1	0	0	1	0	0	0
t_2	S_1°	00	000001011	0	1	0	0	1	0	0
t_3	S ₂	00	011011011	0	1	0	0	0	1	0
t_{4}°	S_1^{-}	01	001101101	0	1	0	0	1	0	0
t_5	S_2	01	100111101	0	1	0	0	0	1	0
t_6	S_1^{-}	10	010011110	0	0	0	0	0	1	0
t_7°	S_1	11	001001111	0	1	1	0	1	0	0
$t_{_{\mathbf{S}}}^{'}$	S_2	11	100011111	0	1	1	0	0	1	0
t_9^3	S_3^-	00	010001111	0	1	0	0	0	0	1



Multiplier – Top Level

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MultTop is
 port ( Multiplier:
                          in std_logic_vector(3 downto 0);
        Multiplicand:
                          in std_logic_vector(3 downto 0);
        Product:
                          out std_logic_vector(7 downto 0);
        Start:
                          in std logic;
         Clk:
                          in std_logic;
                          out std logic);
        Done:
end MultTop;
architecture Behavioral of MultTop is
 use work.mult_components.all; -- component declarations
 -- internal signals to interconnect components
signal Mout, Qout:
                          std_logic_vector (3 downto 0);
signal Dout, Aout:
                          std_logic_vector (4 downto 0);
signal Load,Shift,AddA:
                          std logic;
```

Components package

```
library ieee;
use ieee.std logic 1164.all;
package mult components is
component Controller
                            -- Multiplier controller
 generic (N: integer := 2);
 port ( Clk: in std logic;
                                          --rising edge clock
        Q0: in std logic;
                                          --LSB of multiplier
                                          --start algorithm
        Start: in std logic;
        Load: out std logic;
                                          --Load M,Q; Clear A
        Shift: out std logic;
                                          --Shift A:O
        AddA: out std logic;
                                          --Adder -> A
        Done: out std logic );
                                          -- Algorithm completed
end component;
component AdderN
                            -- N-bit adder, N+1 bit output
 generic (N: integer := 4);
 port( A,B: in std_logic_vector(N-1 downto 0);
      S: out std logic vector(N downto 0) );
end component;
component RegN
                            -- N-bit register with load/shift/clear
 generic (N: integer := 4);
 port ( Din: in std logic vector(N-I downto 0);
                                                         --N-bit input
        Dout: out std logic vector(N-I downto 0);
                                                         --N-bit output
                                                         --rising edge clock
        Clk: in std logic;
        Load: in std logic;
                                                         --Load enable
        Shift: in std logic;
                                                         --Shift enable
        Clear: in std logic;
                                                         --Clear enable
                                                         --Serial input
        Serln: in std logic );
end component;
```



Multiplier – Top Level (continued)

begin

```
C: Controller generic map (2)
                                    -- Controller with 2-bit counter
              port map (Clk,Qout(0),Start,Load,Shift,AddA,Done);
                                     -- 4-bit adder; 5-bit output includes carry
A: AdderN
             generic map (4)
              port map (Aout(3 downto 0),Mout,Dout);
             generic map (4) -- 4-bit Multiplicand register
M: RegN
              port map (Multiplicand, Mout, Clk, Load, '0', '0', '0');
Q: RegN
              generic map (4) -- 4-bit Multiplier register
              port map (Multiplier, Qout, Clk, Load, Shift, '0', Aout(0));
                                     -- 5-bit Accumulator register
ACC: RegN
            generic map (5)
              port map (Dout, Aout, Clk, AddA, Shift, Load, '0');
Product <= Aout(3 downto 0) & Qout; -- 8-bit product
end Behavioral;
```



Generic N-bit shift/load register entity

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegN is
 generic (N: integer := 4);
 port ( Din: in std_logic_vector(N-I downto 0); --N-bit input
         Dout: out std_logic_vector(N-I downto 0); --N-bit output
         Clk: in std_logic;
                                                      --Clock (rising edge)
                                                      --Load enable
         Load: in std logic;
         Shift: in std_logic;
                                                      --Shift enable
                                                      --Clear enable
         Clear: in std logic;
         SerIn: in std logic
                                                      --Serial input
end RegN;
```



Generic N-bit register architecture

```
architecture Behavioral of RegN is
  signal Dinternal: std_logic_vector(N-1 downto 0); -- Internal state
begin
process (Clk)
begin
  if (rising edge(Clk)) then
         if (Clear = 'I') then
                  Dinternal <= (others => '0');
                                                                   -- Clear
         elsif (Load = 'I') then
                  Dinternal <= Din;
                                                                    -- Load
         elsif (Shift = 'I') then
                  Dinternal <= Serln & Dinternal(N-1 downto 1); -- Shift
         end if:
  end if;
end process;
Dout <= Dinternal;
                          -- Drive outputs**
end Behavioral;
                          With this inside the process, extra FFs were synthesized
```

N-bit adder (behavioral)

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity AdderN is
 generic (N: integer := 4);
 port( A: in std_logic_vector(N-I downto 0); -- N bit Addend
        B: in std_logic_vector(N-I downto 0); -- N bit Augend
        S: out std_logic_vector(N downto 0) -- N+1 bit result, includes carry
end AdderN:
architecture Behavioral of AdderN is
begin
 S <= std_logic_vector(('0' & UNSIGNED(A)) + UNSIGNED(B));
end Behavioral:
```

Multiplier Controller

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Controller is
 generic (N: integer := 2);
                               -- # of counter bits
 port ( Clk: in std_logic;
                                -- Clock (use rising edge)
        Q0: in std_logic;
                                -- LSB of multiplier
        Start: in std_logic;
                                -- Algorithm start pulse
        Load: out std_logic;
                                -- Load M,Q and Clear A
        Shift: out std logic; -- Shift A:Q
        AddA: out std_logic; -- Load Adder output to A
        Done: out std logic
                                -- Indicate end of algorithm
end Controller;
```



Multiplier Controller - Architecture

architecture Behavioral of Controller is

```
type states is (HaltS,InitS,QtempS,AddS,ShiftS);
signal state: states := HaltS;
signal CNT: unsigned(N-1 downto 0);

**Correct timing**

**Correct timing**

**The property of the property of
```

begin

-- Moore model outputs to control the datapath

```
Done <= 'I' when state = HaltS else '0'; -- End of algorithm
Load <= 'I' when state = InitS else '0'; -- Load M/Q, Clear A
AddA <= 'I' when state = AddS else '0'; -- Load adder to A
Shift <= 'I' when state = ShiftS else '0'; -- Shift A:Q
```



Controller – State transition process

```
process(clk)
begin
 if rising_edge(Clk) then
   case state is
           when HaltS => if Start = 'I' then -- Start pulse applied?
                                 state <= InitS; -- Start the algorithm
                            end if:
           when InitS
                          => state <= QtempS;
                                                  -- Test O0 at next clock**
           when QtempS => if (Q0 = 'I') then
                                 state <= AddS;
                                                  -- Add if multiplier bit = I
                             else
                                 state <= ShiftS; -- Skip add if multiplier bit = 0
                              end if:
           when AddS
                         => state <= ShiftS: -- Shift after add
           when ShiftS
                          => if (CNT = 2**N - I) then
                                state <= HaltS; -- Halt after 2^N iterations
                            else
                                state <= QtempS; -- Next iteration of algorithm: test Q0 **
                            end if:
     end case:
                                                       ** QtempS allows Q0 to load/shift
   end if:
                                                           before testing it (timing issue)
end process;
```

Controller – Iteration counter




Multiplier test bench (main process)

```
Clk <= not Clk after 10 ns; -- 20ns period clock
process
begin
      for i in 15 downto 0 loop -- 16 multiplier values
          Multiplier <= std_logic_vector(to_unsigned(i,4));</pre>
         for j in 15 downto 0 loop -- 16 multiplicand values
                    Multiplicand <= std logic vector(to unsigned(j,4));
                    Start <= '0', '1' after 5 ns, '0' after 40 ns; -- 40 ns Start pulse
                   wait for 50 ns:
                   wait until Done = 'I'; -- Wait for completion of algorithm
                    assert (to_integer(UNSIGNED(Product)) = (i * j)) - Check Product
                        report "Incorrect product" severity NOTE;
                   wait for 50 ns:
          end loop;
       end loop;
end process;
```



Simulation results



Behavioral model (non-hierarchical)

FIGURE 4-27: Behavioral Model for 4 × 4 Binary Multiplier

```
-- This is a behavioral model of a multiplier for unsigned
-- binary numbers. It multiplies a 4-bit multiplicand
-- by a 4-bit multiplier to give an 8-bit product.
-- The maximum number of clock cycles needed for a
-- multiply is 10.
library IEEE;
use IEEE.numeric bit.all;
entity mult4X4 is
 port(Clk, St: in bit;
       Mplier, Mcand: in unsigned(3 downto 0);
       Done: out bit):
end mult4X4;
architecture behave1 of mult4X4 is
signal State: integer range 0 to 9;
signal ACC: unsigned(8 downto 0); -- accumulator
alias M: bit is ACC(0): -- M is bit 0 of ACC
begin
  process(Clk)
  begin
    if Clk' event and Clk = '1' then -- executes on rising edge of clock
      case State is
        when 0 \Rightarrow
                              -- initial State
         if St = '1' then
            ACC(8 downto 4) <= "00000"; -- begin cycle
            ACC(3 downto 0) <= Mplier; -- load the multiplier
            State <= 1:
          end if;
```

Behavioral model (continued)

```
when 1 | 3 | 5 | 7 => -- "add/shift" State
         ACC(8 downto 4) <= '0' & ACC(7 downto 4) + Mcand;
          State <= State + 1:
         else
          ACC <= '0' & ACC(8 downto 1); -- shift accumulator right
          State <= State + 2:
         end if:
                                         -- "shift" State
       when 2 | 4 | 6 | 8 =>
        ACC <= '0' & ACC(8 downto 1);
                                          -- right shift
        State <= State + 1;
       when 9 \Rightarrow
                                          -- end of cycle
        State <= 0:
     end case;
   end if;
 end process;
 Done <= '1' when State = 9 else '0':
end behave1:
```



Array multiplier (combinational)

TABLE 4-3: Four-bit Multiplier Partial Products


				X_3 Y_3	X_2 Y_2	X_1 Y_1	$X_0 \\ Y_0$
				X_3Y_0	X_2Y_0	X_1Y_0	X_0Y_0
			$X_{3}Y_{1}$ C_{12}	$X_{2}Y_{1}$ C_{11}	X_1Y_1 C_{10}	X_0Y_1	
	-	C_{13} X_3Y_2	S ₁₃	S ₁₂	S ₁₁	S ₁₀	
		X_3Y_2	X_2Y_2	X_1Y_2	X_0Y_2		
		S ₂₃	S ₂₂	S ₂₁	S ₂₀		
	C_{23} X_3Y_3	X_2Y_3	X_1Y_3	X_0Y_3	- 20		
	C ₃₂	C ₃₁	C ₃₀				
C ₃₃	S ₃₃	S ₃₂	S ₃₁	S ₃₀			•
P_7	P_6	P_{5}	P_4	P_3	P_2	P_{1}	P_0

Multiplicand
Multiplier
Partial product 0
Partial product 1
First row carries
First row sums
Partial product 2
Second row carries
Second row sums
Partial product 3
Third row carries
Third row sums
Final product



Array multiplier circuit

FIGURE 4-29: Block Diagram of 4×4 Array Multiplier





Array multiplier model

```
entity Array_Mult is
  port(X, Y: in bit_vector(3 downto 0);
       P: out bit vector(7 downto 0));
end Array Mult;
architecture Behavioral of Array Mult is
signal C1, C2, C3: bit_vector(3 downto 0);
signal S1, S2, S3: bit vector(3 downto 0);
signal XY0, XY1, XY2, XY3: bit vector(3 downto 0);
component FullAdder
  port(X, Y, Cin: in bit;
       Cout, Sum: out bit);
end component;
component HalfAdder
  port(X, Y: in bit;
       Cout, Sum: out bit);
end component;
begin
  XYO(0) \le X(0) and Y(0); XY1(0) \le X(0) and Y(1);
  XYO(1) \le X(1) and Y(0); XY1(1) \le X(1) and Y(1);
  XYO(2) \le X(2) and Y(0); XY1(2) \le X(2) and Y(1);
  XYO(3) \le X(3) and Y(0); XY1(3) \le X(3) and Y(1);
  XY2(0) \le X(0) and Y(2); XY3(0) \le X(0) and Y(3);
  XY2(1) \le X(1) and Y(2); XY3(1) \le X(1) and Y(3);
  XY2(2) \leftarrow X(2) and Y(2); XY3(2) \leftarrow X(2) and Y(3);
  XY2(3) \le X(3) and Y(2); XY3(3) \le X(3) and Y(3);
  FA1: FullAdder port map (XY0(2), XY1(1), C1(0), C1(1), S1(1));
  FA2: FullAdder port map (XY0(3), XY1(2), C1(1), C1(2), S1(2));
  FA3: FullAdder port map (S1(2), XY2(1), C2(0), C2(1), S2(1));
  FA4: FullAdder port map (S1(3), XY2(2), C2(1), C2(2), S2(2));
  FA5: FullAdder port map (C1(3), XY2(3), C2(2), C2(3), S2(3));
  FA6: FullAdder port map (S2(2), XY3(1), C3(0), C3(1), S3(1));
  FA7: FullAdder port map (S2(3), XY3(2), C3(1), C3(2), S3(2));
  FA8: FullAdder port map (C2(3), XY3(3), C3(2), C3(3), S3(3));
  HA1: HalfAdder port map (XY0(1), XY1(0), C1(0), S1(0));
  HA2: HalfAdder port map (XY1(3), C1(2), C1(3), S1(3));
  HA3: HalfAdder port map (S1(1), XY2(0), C2(0), S2(0));
  HA4: HalfAdder port map (S2(1), XY3(0), C3(0), S3(0));
  P(0) \leftarrow XYO(0); P(1) \leftarrow S1(0); P(2) \leftarrow S2(0);
  P(3) \le S3(0); P(4) \le S3(1); P(5) \le S3(2);
  P(6) \le S3(3); P(7) \le C3(3);
end Behavioral;
```