

# VHDL Modeling for Synthesis

Multiplier Design (Nelson model)

### System Example: 8x8 multiplier



### Multiply Algorithm



### Multiplier – Top Level

```
entity multiplier is
port (MPLIER: in std_logic_vector(7 downto 0);
       MCAND: in std logic vector(7 downto 0);
       PRODUCT: out std_logic_vector(15 downto 0);
       CLOCK: in std_logic;
       START: in std logic;
       RESET: in std_logic;
       DONE: out std_logic);
end multiplier;
architecture structure of multiplier is
 use work.mult components.all; -- component declarations
 -- internal signals to interconnect components
 signal MR, QR, AR: std_logic_vector(7 downto 0);
 signal AD: std_logic_vector(8 downto 0);
 signal LoadA, LoadM, LoadQ, ShiftAQ, ClearA: std logic;
```



### Multiplier – Top Level (continued)

begin

```
PRODUCT <= AR & QR; -- 16-bit product from A and Q registers</li>
M: mreg port map (MCAND, MR, LoadM, CLOCK);
Q: Qreg port map (MPLIER, QR, AR(0), LoadQ, ShiftAQ, CLOCK);
A: areg port map (AD, AR, LoadA, ShiftAQ, ClearA, CLOCK);
ADR: adder port map (AR, MR, AD);
C: mctrl port map (RESET, START, CLOCK, QR(0), LoadA, LoadM, LoadQ, ShiftAQ, ClearA, DONE);
end;
```



### Multiplicand Register (mreg)

```
-- simple parallel-load register
library ieee;
use ieee.std logic 1164.all;
entity mreg is
port ( Min: in std logic vector(7 downto 0);
           Mout: out std logic vector(7 downto 0);
           Load: in std logic;
                                                        -- parallel load only
           Clk: in std logic);
                                                        -- system clock
end mreg;
architecture comp of mreg is
begin
process (Clk)
                                             -- wait for change in Load
begin
  if (rising edge(Clk)) then
      if Load = 'I' then
           Mout <= Min;
                                             -- parallel load
      end if:
  end if:
end process;
end;
```



### Accumulator Register (areg)

```
-- shift register with clear and parallel load
library ieee;
use ieee.std logic 1164.all;
entity Areg is
port ( Ain: in std_logic_vector(8 downto 0);
         Aout: out std_logic_vector(7 downto 0);
         Load: in std_logic; -- load entire register
         Shift: in std_logic; -- shift right Clear: in std_logic; -- clear register
         Clk: in std_logic); -- clock
end Areg;
architecture comp of areg is
   signal A: std logic vector(8 downto 0); -- internal state
(continue next slide)
```



### Accumulator Register (areg)

```
begin
   Aout <= A(7 downto 0); -- low 8 internal bits to outputs
  process (Clear, Clk) -- wait for event
  begin
      if Clear = 'I' then
          A <= "000000000";
                                               -- clear register
      elsif rising edge(Clk) then
         if Load = 'I' then
              A \leq Ain:
                                               -- parallel load
         elsif Shift = 'I' then
               A \le 0' & A(8 \text{ downto } I); -- right shift
         end if:
       end if;
  end process;
end;
```



# Multiplier/Product Register (Qreg)

```
-- shift register with parallel load
library ieee;
use ieee.std_logic_I | 64.all;
entity Qreg is
port ( Qin: in std logic vector(7 downto 0);
         Qout: out std_logic_vector(7 downto 0);
                                               -- serial input for shift
         Serln: in std logic;
         Load: in std_logic;
                                               -- parallel load
         Shift: in std_logic;
                                               -- right shift
         Clk: in std_logic);
                                               -- clock
end Qreg;
architecture comp of greg is
   signal Q: std logic vector(7 downto 0); -- internal storage
(continue next slide)
```



# Multiplier/Product Register (Qreg)

begin

```
Qout <= Q; -- drive output from internal storage
 process (Clk) -- wait for clock event
 begin
    if rising_edge(clk) then
        if Load = 'I' then
           Q \leq Qin;
                                       -- load Q
         elsif Shift = 'I' then
           Q <= SerIn & Q(7 to I); -- shift Q right
         end if:
    end if;
 end process;
end;
```



### 8-bit adder (behavioral)

```
library ieee;
use ieee.std_logic_I I 64.all;
entity adder is
  port( X,Y: in std_logic_vector(7 downto 0);
        Z: out std logic vector(8 downto 0));
end adder;
-- 8th output bit is for carry
architecture comp of adder is
begin
    Z <= std_logic_vector(unsigned('0' & X) + unsigned('0' & Y));
end;
```



### Multiplier Controller

```
library ieee;
use ieee.std_logic_I I 64.all;
entity mctrl is
  port (Reset:
                         in std_logic;
                                          -- asynchronous reset
                         in std_logic;
        Start:
                                           -- start pulse
        Clock:
                         in std_logic;
                                          -- clock input
        Q0:
                         in std_logic;
                                          -- LSB of multiplier
        LoadA:
                         out std_logic;
                                           -- load A register from adder
                         out std_logic;
                                          -- load M register
        LoadM:
        LoadQ:
                         out std logic; -- load Q register
                         out std_logic; -- shift A & Q registers
        ShiftAQ:
        ClearA:
                         out std_logic; -- clear A register
                         out std_logic);
                                          -- external DONE signal
        DONE:
end mctrl;
```



## Multiplier Controller - Architecture

```
architecture comp of mctrl is
  type states is (INIT, ADD, SHIFT, HALT);
  signal State: States := HALT;
                                           -- state of the controller
  signal CNT8: std logic;
                                            -- I for 8 iterations
begin
   -- decode state variable for outputs
   ClearA <= 'I' when State = INIT else '0';
   LoadM <= 'I' when State = INIT else '0';
   LoadO <= 'I' when State = INIT else '0':
   LoadA \leq 'I' when (State = ADD) and (Q0 = 'I') else '0';
   ShiftAQ <= 'I' when State = SHIFT else '0';
   DONE <= 'I' when State = Halt else '0';
```



### Controller – State transition process

```
process (Clock) -- implement state machine state transitions
Begin
   if Reset = 'I' then
          State <= HALT:
   elsif rising edge(Clock = 'I' then
          case State is
             when HALT => if Start = 'I' then -- wait for start pulse
                               State <= INIT:
                          end if;
             when INIT => State <= ADD:
                                                   -- Add A+M if O0 = I
             when ADD => State <= SHIFT;
                                                   -- Shift A:Q
             when Shift => if CNT8 = '1' then
                                                   -- Shift accumulator/multiplier
                               State <= HALT;
                           else
                               State <= ADD;
                           end if:
          end case:
   end if;
end process;
```

#### Controller – Iteration counter

```
process (Clock)
 variable count: integer range 0 to 7;
begin
 if rising_edge(Clock) then
   case State is
      when INIT => count := 0;
      when ADD => if (count = 7) then
                          count := 0:
                      else
                          count := count + 1;
                      end if:
       when others => count := count:
   end case:
 end if;
 if (count = 0) then
    CNT8 <= 'I':
 else
    CNT8 <= '0':
 end if;
end process;
```



### Components package

```
library ieee;
use ieee.std_logic | | 164.all;
package mult components is
component Areg
    port ( Ain: in std_logic_vector(8 downto 0);
             Aout: out std_logic_vector(7 downto 0);
             Load: in std logic;
                                                     -- load register
             Shift: in std logic;
                                                     -- shift right
             Clear: in std logic;
                                                     -- clear register
             Clk: in std_logic);
                                                     -- clock
end component;
component Qreg
             Qin: in std logic vector(7 downto 0);
port (
             Qout: out std logic vector(7 downto 0);
             Serln: in std logic;
                                                     -- serial input for shift
             Load: in std logic;
                                                     -- parallel load
             Shift: in std logic;
                                                     -- right shift
             Clk: in std logic);
                                                     -- system clock
end component;
component adder
              X,Y: in std_logic_vector(7 downto 0);
port(
             Z: out std logic vector(8 downto 0));
end component;
```



### Components package

```
component mreg
           Min: in std logic vector(7 downto 0);
port (
            Mout: out std_logic_vector(7 downto 0);
            Load: in std logic;
                                                            -- parallel load only
                                                            -- system clock
            Clk: in std logic);
end component;
component mctrl
 port (
         Reset: in std logic;
            Start: in std logic;
            Clock: in std logic;
            Q0:
                   in std logic;
            LoadA: out std_logic;
            LoadM: out std_logic;
            LoadQ: out std_logic;
            ShiftAQ: out std logic;
            ClearA: out std logic;
            Done: out std logic);
end component;
end package;
```

