Lecture 8:

Add-Shift Multiplier Problem: multiply unsigned binary numbers

- Multiplication requires
 - 4-bit Multiplicand and Muliplier registers
 - 8-bit Product register
 - 4-bit adder

- Product register serves as an accumulator to store sum of partial products
- If you shift Multiplicand to the left each time you would need 8-bit register
- Instead, shift the contents of Product register to the right

```
1 1 0 1 (13)

1 0 1 1 (11)

1 1 0 1


1 0 0 1 1 1


0 0 0 0

1 0 0 1 1 1

1 1 0 1


1 0 0 1 1 1 1 (143)
```





- 1) Multiplying two 4-bit numbers will generate an 8-bit number
- 2) The 9th bit is reserved for the internal carry during the addition

initial contents of product register $0\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ -M(11)$ (add multiplicand since M = 1) (13)011011011 after addition $0\ 0\ 1\ 1\ 0\ 1\ 1\ 0\ 1 \longrightarrow M$ after shift (add multiplicand since M = 1) after addition 1001111101 $0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0 \blacktriangleleft M$ after shift (skip addition since M = 0) $0\ 0\ 1\ 0\ 0\ 1\ 1\ 1\ 1$ after shift (add multiplicand since M = 1) after addition after shift (final answer) 0100011 (143)dividing line between product and multiplier




Add-Shift Multiplier: VHDL Code

```
-- This is a behavioral model of a multiplier for unsigned
-- binary numbers. It multiplies a 4-bit multiplicand
                                                                              St'/0
-- by a 4-bit multiplier to give an 8-bit product.
                                                                        -/Done
-- The maximum number of clock cycles needed for a
                                                                                   St/Load
-- multiply is 10.
                                                                                      S_1
library IEEE;
                                                                                         M/Ad
                                                                M'/Sh
use IEEE.numeric bit.all:
                                                        M/Ad
                                                                                  M'/Sh
entity mult4X4 is
  port(Clk, St: in bit;
       Mplier, Mcand: in unsigned(3 downto 0);
                                                                                         -/Sh
                                                         -/Sh
                                                                 M'/Sh
       Done: out bit):
                                                                                     S_3
end mult4X4:
                                                                          M'/Sh
architecture behavel of mult4X4 is
                                                                                  M/Ad
                                                              M/Ad
signal State: integer range 0 to 9;
signal ACC: unsigned(8 downto 0); -- accumulator
                                                              can delcare Alias
alias M: bit is ACC(0): -- M is bit 0 of ACC
begin
  process(Clk)
  begin
    if Clk'event and Clk = '1' then -- executes on rising edge of clock
      case State is
                              -- initial State
        when 0 \Rightarrow
          if St = '1' then
            ACC(8 downto 4) <= "00000"; -- begin cycle
            ACC(3 downto 0) <= Mplier; -- load the multiplier
            State <= 1:
          end if:
```


Add-Shift Multiplier: VHDL Code

```
when 1 | 3 | 5 | 7 => -- "add/shift" State
         ► ACC(8 downto 4) <= '0' & ACC(7 downto 4) + Mcand;
          State <= State + 1;
         else
        ACC <= '0' & ACC(8 downto 1); -- shift accumulator right</pre>
          State <= State + 2;
        end if:
       when 2 | 4 | 6 | 8 =>
                                       -- "shift" State
       ACC <= '0' & ACC(8 downto 1); -- right shift
        State <= State + 1:
       when 9 \Rightarrow
        State <= 0;
     end case:
   end if:
 end process;
 Done <= '1' when State = 9 else '0':
end behave1;
```


Concurrent statement because **Done** should be updated whenever in state 9 and not during transition from 9 to 0 otherwise too late



Add-Shift Multiplier: Large Numbers



- In the above state machine, two functions are performed
 - generate add or shift
 - count number of shifts (depends on number of multiplier bits)



For n-bit multiplier, n number of shifts are required