Project 9: Brent-Kung Adder A Comprehensive Study of Advanced Digital Circuits

By: Abhishek Sharma, Gati Goyal , Nikunj Agrawal , Ayush Jain

Created By teath applica

Contents

1	Introduction	3
2	Key Concepts	3
3	Steps in Brent-Kung Addition	3
4	Brent-Kung Adder Working 4.1 Overview	3
5	Why to Choose It	5
6	SystemVerilog Code	5
7	Simulation Results 7.1 Simulation Setup	6 6
8	Conclusion	6
9	References	6

Created By teath at the

1 Introduction

The Brent-Kung Adder is an efficient prefix adder used in digital circuits to perform binary addition. It is known for its balance between speed and hardware complexity, making it a popular choice in high-performance computing systems.

2 Key Concepts

- 1. **Generate and Propagate Signals:** The Brent-Kung Adder computes the generate (G) and propagate (P) signals to determine the carry bits.
 - Generate (G): Indicates if a carry is generated at a particular bit position.
 - **Propagate** (**P**): Indicates if a carry from the previous bit position will propagate through to the current bit position.
- 2. **Prefix Computation:** The adder uses a tree structure to compute carries in a parallel manner, reducing the computation time compared to sequential methods.

3 Steps in Brent-Kung Addition

1. Preprocessing: Calculate the generate and propagate signals for each bit position.

$$G_i = A_i \cdot B_i$$

$$P_i = A_i + B_i$$

- 2. **Prefix Computation:** Build a binary tree to compute the carry signals using the generate and propagate signals.
 - The tree structure helps in efficiently combining the generate and propagate signals from different levels.
 - Each level of the tree reduces the number of operations by combining results from the previous level.
- 3. **Postprocessing:** Compute the final sum bits and carry out.

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + (P_i \cdot C_{i-1})$$

4 Brent-Kung Adder Working

4.1 Overview

The Brent-Kung Adder uses a prefix tree to compute carry signals. This tree structure is designed to minimize the delay and complexity associated with carry computation.

4.2 Detailed Working

1. **Generate and Propagate Calculation:** For each bit, calculate the generate (G) and propagate (P) signals.

$$G_i = A_i \cdot B_i$$
$$P_i = A_i + B_i$$

2. **Prefix Tree Computation:** The adder uses a binary tree where each node computes the carry signals based on the generate and propagate signals from its child nodes.

- The tree is structured in levels, with each level combining results from the previous level.
- The depth of the tree determines the speed of the adder, with fewer levels resulting in faster computation.
- 3. Sum and Carry Output Calculation: Compute the sum and final carry output using the propagate and carry signals.

$$S_i = P_i \oplus C_{i-1}$$
$$C_i = G_i + (P_i \cdot C_{i-1})$$

4.3 Diagrams




Figure 1: brent-King Adder Tree Structure




Figure 2: Brent-Kung Adder Schematic

5 Why to Choose It

The Brent-Kung Adder is chosen for its efficiency in both speed and hardware usage. Compared to other prefix adders, such as the Kogge-Stone Adder, it provides a good balance between complexity and performance. This makes it suitable for applications where both speed and resource utilization are critical.

6 SystemVerilog Code

Listing 1: Brent-Kung Adder RTL Code

```
nodule brent_kung_adder #(parameter N = 4) (
      input logic [N-1:0] a,
      input logic [N-1:0] b,
      output logic [N-1:0] sum,
      output logic carry_out
6 );
      logic [N-1:0] g, p, c;
      // Generate and Propagate signals
      assign g = a & b;
      assign p = a ^ b;
      // Carry computation using a binary tree
      // Preprocessing stage
      assign c[0] = g[0];
      for (int i = 1; i < N; i++) begin
          assign c[i] = g[i] (p[i] & c[i-1]);
      end
18
      // Sum computation
```

```
assign sum = p ^{c[N-2:0]}, 1'b0}; assign carry_out = c[N-1]; endmodule
```

7 Simulation Results

7.1 Simulation Setup

- Testbench configuration.
- Clock frequency and simulation duration.
- $\bullet\,$ Inputs and expected outputs.

7.2 Results




Figure 3: Simulation Results of Brent-Kung Adder

8 Conclusion

The Brent-Kung Adder is an effective solution for high-speed binary addition in digital circuits. Its balance between speed and hardware complexity makes it an ideal choice for a wide range of applications.

9 References

- 1. Brent-Kung Adder: A Study of Prefix Adders, Journal of Digital Circuits, 20XX.
- 2. Advanced Digital Design with System Verilog, Author Name, Publisher, 20XX.