

# Project 1: Building Blocks

## A Comprehensive Study of Fundamental Digital Circuits

Abhishek Sharma

### Abstract

This document marks the beginning of my ambitious journey to design and implement 100 RTL projects, with a primary focus on SystemVerilog. Each project is meticulously crafted to enhance my understanding of digital circuit design, starting with fundamental building blocks. Through detailed analysis, RTL coding, testbench creation, and practical applications, this comprehensive study aims to establish a strong foundation for more complex digital systems and innovations.

Created By Abhishek Sharma

# Contents

<b>1</b>	<b>Project Overview</b>	<b>5</b>
<b>2</b>	<b>Logic Gates</b>	<b>5</b>
2.1	Description	5
2.2	RTL Code	5
2.3	Processor-Optimized RTL Code	5
2.4	Testbench	6
2.5	Simulation Results	7
2.6	Schematic	7
2.7	Advantages	7
2.8	Disadvantages	7
2.9	Applications	7
<b>3</b>	<b>Multiplexers</b>	<b>8</b>
3.1	Description	8
3.2	RTL Code	8
3.3	Testbench	8
3.4	Advantages	9
3.5	Disadvantages	9
3.6	Applications	10
<b>4</b>	<b>Decoders</b>	<b>11</b>
4.1	Description	11
4.2	RTL Code	11
4.3	Testbench	11
4.4	Simulation Results	12
4.5	Schematic	12
4.6	Advantages	12
4.7	Disadvantages	13
4.8	Applications	13
<b>5</b>	<b>Encoders</b>	<b>14</b>
5.1	Description	14
5.2	RTL Code	14
5.3	Testbench	14
5.4	Simulation Results	15
5.5	Schematic	15
5.6	Advantages	15
5.7	Disadvantages	15
5.8	Applications	16
<b>6</b>	<b>D Flip-Flops</b>	<b>16</b>
6.1	Description	16
6.2	RTL Code	16
6.3	Testbench	16
6.4	Simulation Results	17
6.5	Schematic	18
6.6	Advantages	18
6.7	Disadvantages	18
6.8	Applications	18
<b>7</b>	<b>T Flip-Flop</b>	<b>18</b>
7.0.1	Description	18
7.0.2	RTL Code	18
7.0.3	Testbench	19
7.0.4	Simulation Results	19
7.0.5	Schematic	19

7.0.6	Advantages	19
7.0.7	Disadvantages	19
7.0.8	Applications	19
<b>8</b>	<b>JK Flip-Flop</b>	<b>20</b>
8.0.1	Description	20
8.0.2	RTL Code	20
8.0.3	Testbench	21
8.0.4	Simulation Results	21
8.0.5	Schematic	22
8.0.6	Advantages	22
8.0.7	Disadvantages	22
8.0.8	Applications	22
<b>9</b>	<b>SR Flip-Flop</b>	<b>22</b>
9.0.1	Description	22
9.0.2	RTL Code	22
9.0.3	Testbench	23
9.0.4	Simulation Results	23
9.0.5	Schematic	24
9.0.6	Advantages	24
9.0.7	Disadvantages	24
9.0.8	Applications	24
<b>10</b>	<b>Master-Slave JK Flip-Flop</b>	<b>25</b>
10.1	Description	25
10.2	RTL Code	25
10.3	Testbench	25
10.4	Simulation Results	26
10.5	Schematic	27
10.6	Advantages	27
10.7	Disadvantages	27
10.8	Problems with Standard Flip-Flops	27
<b>11</b>	<b>Counter</b>	<b>28</b>
11.1	Description	28
11.2	RTL Code	28
11.3	Testbench	28
11.4	Simulation Results	29
11.5	Schematic	29
11.6	Advantages	29
11.7	Disadvantages	29
11.8	Applications	30
<b>12</b>	<b>Clock Divider</b>	<b>30</b>
12.1	Description	30
12.2	RTL Code	30
12.3	Testbench	30
12.4	Simulation Results	31
12.5	Schematic	31
12.6	Frequency Division Explanation	31
12.7	Code Explanation	31
12.7.1	Clock Divider Module	31
12.7.2	Frequency Division Calculation	31
12.8	Advantages	32
12.9	Disadvantages	32
12.10	Applications	32
<b>13</b>	<b>Half Adder</b>	<b>33</b>

13.1 Description . . . . .	33
13.2 RTL Code . . . . .	33
13.3 Testbench . . . . .	33
13.4 Simulation Results . . . . .	33
13.5 Schematic . . . . .	33
13.6 Advantages . . . . .	33
13.7 Disadvantages . . . . .	34
13.8 Applications . . . . .	34
<b>14 Full Adder</b> . . . . .	<b>34</b>
14.1 Description . . . . .	34
14.2 RTL Code . . . . .	34
14.3 Testbench . . . . .	35
14.4 Simulation Results . . . . .	36
14.5 Schematic . . . . .	36
14.6 Advantages . . . . .	36
14.7 Disadvantages . . . . .	36
14.8 Applications . . . . .	37
<b>15 Half Subtractor</b> . . . . .	<b>37</b>
15.1 Description . . . . .	37
15.2 RTL Code . . . . .	37
15.3 Testbench . . . . .	37
15.4 Simulation Results . . . . .	38
15.5 Schematic . . . . .	38
15.6 Advantages . . . . .	38
15.7 Disadvantages . . . . .	39
15.8 Applications . . . . .	39
<b>16 Full Subtractor</b> . . . . .	<b>39</b>
16.1 Description . . . . .	39
16.2 RTL Code . . . . .	39
16.3 Testbench . . . . .	39
16.4 Simulation Results . . . . .	40
16.5 Schematic . . . . .	40
16.6 Advantages . . . . .	40
16.7 Disadvantages . . . . .	40
16.8 Applications . . . . .	40

# 1 Project Overview

The "Building Blocks" project consists of fundamental digital circuits including basic logic gates, arithmetic circuits, multiplexers, encoders, decoders, and flip-flops. Each sub-project is documented with its design, simulation results, schematic, advantages, disadvantages, and applications.

## 2 Logic Gates

### 2.1 Description

Logic gates are the basic building blocks of digital circuits. In this section, we implement AND, OR, NOT, NAND, NOR, XOR, and XNOR gates using traditional methods and NAND gates. Using NAND gates is beneficial in processor design as they are universal gates, simplifying the design process.

### 2.2 RTL Code

Listing 1: Logic Gates RTL Code

```
1 module logic_gates (  
2     input logic A,  
3     input logic B,  
4     output logic AND_out,  
5     output logic OR_out,  
6     output logic NOT_out,  
7     output logic NAND_out,  
8     output logic NOR_out,  
9     output logic XOR_out,  
10    output logic XNOR_out  
11 );  
12 // Traditional implementation  
13 assign AND_out = A & B;  
14 assign OR_out = A | B;  
15 assign NOT_out = ~A;  
16 assign NAND_out = ~(A & B);  
17 assign NOR_out = ~(A | B);  
18 assign XOR_out = A ^ B;  
19 assign XNOR_out = ~(A ^ B);  
20 endmodule
```

### 2.3 Processor-Optimized RTL Code

Listing 2: Logic Gates using NAND Gates RTL Code

```
1 module logic_gates_nand (  
2     input logic A,  
3     input logic B,  
4     output logic AND_out,  
5     output logic OR_out,  
6     output logic NOT_out,  
7     output logic NAND_out,  
8     output logic NOR_out,  
9     output logic XOR_out,  
10    output logic XNOR_out  
11 );  
12 // NAND gate
```

```

13     assign NAND_out = ~(A & B);
14
15     // NOT gate using NAND
16     assign NOT_out = ~(A & A);
17
18     // AND gate using NAND
19     assign AND_out = ~(~(A & B) & ~(A & B));
20
21     // OR gate using NAND
22     assign OR_out = ~(~A & ~B);
23
24     // XOR using NAND gates
25     assign n1 = ~(A & B);
26     assign n2 = ~(A & n1);
27     assign n3 = ~(B & n1);
28     assign XOR_out = ~(n2 & n3);
29
30     // XNOR using NAND gates
31     assign XNOR_out = ~(XOR_out);
32 endmodule

```

## 2.4 Testbench

Listing 3: Logic Gates Testbench

```

1 module test_logic_gates;
2     logic A, B;
3     logic AND_out, OR_out, NOT_out, NAND_out, NOR_out, XOR_out,
        XNOR_out;
4
5     logic_gates uut (
6         .A(A),
7         .B(B),
8         .AND_out(AND_out),
9         .OR_out(OR_out),
10        .NOT_out(NOT_out),
11        .NAND_out(NAND_out),
12        .NOR_out(NOR_out),
13        .XOR_out(XOR_out),
14        .XNOR_out(XNOR_out)
15    );
16
17    initial begin
18        // Test vectors
19        A = 0; B = 0;
20        #10 A = 0; B = 1;
21        #10 A = 1; B = 0;
22        #10 A = 1; B = 1;
23        #10 $stop;
24    end
25 endmodule

```




Figure 1: Simulation results of the logic gates

## 2.5 Simulation Results

## 2.6 Schematic

## 2.7 Advantages

- Simple design and easy to understand.
- Fundamental building blocks for more complex circuits.
- Using NAND gates makes the design flexible and universal for processors.

## 2.8 Disadvantages

- More gates are needed to implement complex functions.
- Increased power consumption and delay due to additional gates.

## 2.9 Applications

- Basic digital circuits and systems.
- Used in arithmetic circuits and data processing.




Figure 2: Schematic of the logic gates

## 3 Multiplexers

### 3.1 Description

Multiplexers are combinational circuits that select binary information from multiple input lines and direct it to a single output line.

### 3.2 RTL Code

Listing 4: 4-to-1 Multiplexer RTL Code

```
1 module multiplexer_4to1 (
2     input logic [3:0] in,
3     input logic [1:0] sel,
4     output logic out
5 );
6     assign out = (sel == 2'b00) ? in[0] :
7                 (sel == 2'b01) ? in[1] :
8                 (sel == 2'b10) ? in[2] :
9                 (sel == 2'b11) ? in[3] :
10                1'b0; // Default case (optional, to handle invalid
11                      'sel' values)
12 endmodule
```

### 3.3 Testbench

Listing 5: 4-to-1 Multiplexer Testbench

```
1 module test_multiplexer_4to1;
2     logic [3:0] in;
```






Figure 3: Schematic of the logic gates using NAND

```

3  logic [1:0] sel;
4  logic out;
5
6  multiplexer_4to1 uut (
7      .in(in),
8      .sel(sel),
9      .out(out)
10 );
11
12 initial begin
13     // Test vectors
14     in = 4'b1010;
15     sel = 2'b00;
16     #10 sel = 2'b01;
17     #10 sel = 2'b10;
18     #10 sel = 2'b11;
19     #10 $stop;
20 end
21 endmodule

```

### 3.4 Advantages

- Efficiently selects one of several input signals.
- Reduces the number of data lines needed.

### 3.5 Disadvantages

- Limited to the number of input lines it can handle.
- Increased complexity for larger multiplexers.

## 3.6 Applications

- Data routing.
- Signal multiplexing.
- Digital communication systems.




Figure 4: Simulation results of the 4-to-1 multiplexer




Figure 5: Schematic of the 4-to-1 multiplexer

## 4 Decoders

### 4.1 Description

Decoders are combinational circuits used for converting data between different forms. Encoders reduce the number of lines by converting them into a binary code, whereas decoders perform the reverse operation.

### 4.2 RTL Code

Listing 6: 3-to-8 Decoder RTL Code

```
1 module decoder_3to8 (  
2     input logic [2:0] in,  
3     output logic [7:0] out  
4 );  
5     always_comb begin  
6         out = 8'b00000000;  
7         case (in)  
8             3'b000: out[0] = 1;  
9             3'b001: out[1] = 1;  
10            3'b010: out[2] = 1;  
11            3'b011: out[3] = 1;  
12            3'b100: out[4] = 1;  
13            3'b101: out[5] = 1;  
14            3'b110: out[6] = 1;  
15            3'b111: out[7] = 1;  
16        endcase  
17    end  
18 endmodule
```

### 4.3 Testbench

Listing 7: 3-to-8 Decoder Testbench

```
1 module test_decoder_3to8;  
2     logic [2:0] in;  
3     logic [7:0] out;  
4  
5     decoder_3to8 uut (  
6         .in(in),  
7         .out(out)  
8     );  
9  
10    initial begin  
11        // Test vectors  
12        in = 3'b000;  
13        #10 in = 3'b001;  
14        #10 in = 3'b010;  
15        #10 in = 3'b011;  
16        #10 in = 3'b100;  
17        #10 in = 3'b101;  
18        #10 in = 3'b110;  
19        #10 in = 3'b111;  
20        #10 $stop;  
21    end  
22 endmodule
```

## 4.4 Simulation Results




Figure 6: Simulation results of the 3-to-8 decoder

## 4.5 Schematic




Figure 7: Schematic of the 3-to-8 decoder

## 4.6 Advantages

- Simplifies the selection of specific lines from many.
- Converts binary data to one-hot encoding.

## 4.7 Disadvantages

- Complexity increases with the number of input lines.
- Power consumption and delay can be higher for larger decoders.

## 4.8 Applications

- Memory address decoding.
- Data multiplexing and demultiplexing.
- Binary to one-hot conversion.

Created By Abhishek Sharma

## 5 Encoders

### 5.1 Description

Encoders and decoders are combinational circuits used for converting data between different forms. Encoders reduce the number of lines by converting them into a binary code, whereas decoders perform the reverse operation.

### 5.2 RTL Code

Listing 8: 8-to-3 Encoder RTL Code

```
1 module encoder_8_to_3 (  
2     input logic [7:0] in, // 8 input lines  
3     output logic [2:0] out // 3 output lines  
4 );  
5     always_comb begin  
6         case (in)  
7             8'b00000001: out = 3'b000;  
8             8'b00000010: out = 3'b001;  
9             8'b00000100: out = 3'b010;  
10            8'b00001000: out = 3'b011;  
11            8'b00010000: out = 3'b100;  
12            8'b00100000: out = 3'b101;  
13            8'b01000000: out = 3'b110;  
14            8'b10000000: out = 3'b111;  
15            default: out = 3'bxxx; // Invalid input  
16        endcase  
17    end  
18 endmodule
```

### 5.3 Testbench

Listing 9: 8-to-3 Encoder Testbench

```
1 module test_encoder_8_to_3;  
2     logic [7:0] in;  
3     logic [2:0] out;  
4  
5     encoder_8_to_3 uut (  
6         .in(in),  
7         .out(out)  
8     );  
9  
10    initial begin  
11        // Test all possible inputs  
12        in = 8'b00000001; #10;  
13        $display("Input: %b, Output: %b", in, out);  
14  
15        in = 8'b00000010; #10;  
16        $display("Input: %b, Output: %b", in, out);  
17  
18        in = 8'b00000100; #10;  
19        $display("Input: %b, Output: %b", in, out);  
20  
21        in = 8'b00001000; #10;  
22        $display("Input: %b, Output: %b", in, out);
```

```

23
24     in = 8'b00010000; #10;
25     $display("Input: %b, Output: %b", in, out);
26
27     in = 8'b00100000; #10;
28     $display("Input: %b, Output: %b", in, out);
29
30     in = 8'b01000000; #10;
31     $display("Input: %b, Output: %b", in, out);
32
33     in = 8'b10000000; #10;
34     $display("Input: %b, Output: %b", in, out);
35
36     $stop;
37 end
38 endmodule

```

## 5.4 Simulation Results




Figure 8: Simulation results of the 8-to-3 encoder

## 5.5 Schematic

## 5.6 Advantages

- Reduces the number of data lines required for communication.
- Simplifies the design of digital circuits by converting multiple input lines into a smaller number of output lines.

## 5.7 Disadvantages

- Limited to one active input at a time; if multiple inputs are active, it results in invalid output.
- Requires additional logic to handle invalid states or multiple active inputs.




Figure 9: Schematic of the 8-to-3 encoder

## 5.8 Applications

- Data compression and transmission.
- Multiplexing data from multiple sources.
- Address decoding in memory systems.

## 6 D Flip-Flops

### 6.1 Description

Flip-flops are fundamental building blocks for sequential circuits. They are used for storing binary data and for synchronization purposes in digital systems.

### 6.2 RTL Code

Listing 10: D Flip-Flop RTL Code

```

1 module d_flip_flop (
2     input logic D,
3     input logic clk,
4     output logic Q
5 );
6     always_ff @(posedge clk) begin
7         Q <= D;
8     end
9 endmodule

```

### 6.3 Testbench

Listing 11: D Flip-Flop Testbench

```

1 module test_d_flip_flop;
2     logic D, clk;
3     logic Q;

```



```

4
5     d_flip_flop uut (
6         .D(D),
7         .clk(clk),
8         .Q(Q)
9     );
10
11     initial begin
12         // Initialize clock
13         clk = 0;
14         forever #5 clk = ~clk;
15     end
16
17     initial begin
18         // Test vectors
19         D = 0;
20         #10 D = 1;
21         #10 D = 0;
22         #10 D = 1;
23         #10 $stop;
24     end
25 endmodule

```

## 6.4 Simulation Results




Figure 10: Simulation results of the D flip-flop

The "don't care" or "X" state in the first cycle of my simulation is because the output `Q` of my `d_flip_flop` module is not explicitly initialized to a known state before the first clock edge occurs. In digital simulations, registers (such as `Q`) start in an unknown state unless they are explicitly initialized.

To ensure that `Q` starts in a known state, we can modify the testbench to include an explicit reset or initialization step. Explicit Initialization: Adding `Q = 0;` ensures that `Q` is set to a known state (0 in this case) before the clock starts toggling. This prevents the initial "don't care" state.

Simulation Behavior: With this initialization, the simulation will now have `Q` starting from 0. Subsequent clock edges will update `Q` based on the value of `D`.




Figure 11: Schematic of the D flip-flop

## 6.5 Schematic

## 6.6 Advantages

- Simple and efficient data storage.
- Used in shift registers, counters, and memory devices.

## 6.7 Disadvantages

- Limited to storing one bit of data.
- Power consumption and delay increase with additional flip-flops.

## 6.8 Applications

- Data storage and transfer.
- Synchronization in digital systems.
- Timing and control circuits.

# 7 T Flip-Flop

### 7.0.1 Description

A T flip-flop toggles its output on each rising edge of the clock if the T input is high.

### 7.0.2 RTL Code

Listing 12: T Flip-Flop RTL Code

```
1 module t_flip_flop(
2   input logic T,
3   input logic clk,
4   input logic rst, // Add reset signal
5   output logic Q
6 );
7   always_ff @(posedge clk or posedge rst) begin
8     if (rst)
9       Q <= 0; // Initialize Q to 0 on reset
```

```

10         else if (T)
11             Q <= ~Q;
12     end
13
14 endmodule

```

### 7.0.3 Testbench

Listing 13: T Flip-Flop Testbench

```

1 module t_flip_flop_tb;
2     logic T, clk, rst;
3     logic Q;
4     t_flip_flop uut (
5         .T(T),
6         .clk(clk),
7         .rst(rst), // Connect reset signal
8         .Q(Q)
9     );
10
11     initial begin
12         // Initialize clock
13         clk = 0;
14         forever #5 clk = ~clk;
15     end
16
17     initial begin
18         // Initialize reset and apply it initially
19         rst = 1;
20         #10 rst = 0;
21
22         // Test vectors
23         T = 0;
24         #10 T = 1;
25         #10 T = 0;
26         #10 T = 1;
27         #10 $stop;
28     end
29 endmodule

```

### 7.0.4 Simulation Results

### 7.0.5 Schematic

### 7.0.6 Advantages

- Simplifies the design of counters.
- Can be used in frequency division applications.

### 7.0.7 Disadvantages

- May require additional logic to handle reset conditions.

### 7.0.8 Applications

- Counters.
- Frequency dividers.




Figure 12: Simulation results of the T flip-flop




Figure 13: Schematic of the T flip-flop

## 8 JK Flip-Flop

### 8.0.1 Description

A JK flip-flop operates based on the combination of J and K inputs, allowing set, reset, and toggle operations.

### 8.0.2 RTL Code

Listing 14: JK Flip-Flop RTL Code

```

1 module jk_flip_flop (
2     input logic J,
3     input logic K,
4     input logic clk,
5     output logic Q
6 );
7     always_ff @(posedge clk) begin
8         case ({J, K})
9             2'b00: Q <= Q;          // No change

```

```

10         2'b01: Q <= 0;           // Reset
11         2'b10: Q <= 1;           // Set
12         2'b11: Q <= ~Q;          // Toggle
13     endcase
14 end
15 endmodule

```

### 8.0.3 Testbench

Listing 15: JK Flip-Flop Testbench

```

1 module test_jk_flip_flop;
2     logic J, K, clk;
3     logic Q;
4
5     jk_flip_flop uut (
6         .J(J),
7         .K(K),
8         .clk(clk),
9         .Q(Q)
10    );
11
12    initial begin
13        // Initialize clock
14        clk = 0;
15        forever #5 clk = ~clk;
16    end
17
18    initial begin
19        // Test vectors
20        J = 0; K = 0;
21        #10 J = 1; K = 0;
22        #10 J = 0; K = 1;
23        #10 J = 1; K = 1;
24        #10 $stop;
25    end
26 endmodule

```

### 8.0.4 Simulation Results




Figure 14: Simulation results of the JK flip-flop




Figure 15: Schematic of the JK flip-flop

### 8.0.5 Schematic

### 8.0.6 Advantages

- Versatile and can perform set, reset, and toggle operations.
- Can be used in a wide range of applications due to its flexibility.

### 8.0.7 Disadvantages

- More complex than D and T flip-flops.
- May require additional circuitry to prevent invalid states.

### 8.0.8 Applications

- Counters.
- Shift registers.
- Control circuits.

## 9 SR Flip-Flop

### 9.0.1 Description

An SR flip-flop sets or resets its output based on the set (S) and reset (R) inputs.

### 9.0.2 RTL Code

Listing 16: SR Flip-Flop RTL Code

```
1 module sr_flip_flop (
2     input logic S,
3     input logic R,
4     input logic clk,
```

```

5     output logic Q
6 );
7     always_ff @(posedge clk) begin
8         if (S && ~R)
9             Q <= 1;                // Set
10        else if (~S && R)
11            Q <= 0;                // Reset
12        else if (S && R)
13            Q <= 1'bx;            // Invalid state
14    end
15 endmodule

```

### 9.0.3 Testbench

Listing 17: SR Flip-Flop Testbench

```

1 module test_sr_flip_flop;
2     logic S, R, clk;
3     logic Q;
4
5     sr_flip_flop uut (
6         .S(S),
7         .R(R),
8         .clk(clk),
9         .Q(Q)
10    );
11
12    initial begin
13        // Initialize clock
14        clk = 0;
15        forever #5 clk = ~clk;
16    end
17
18    initial begin
19        // Test vectors
20        S = 0; R = 0;
21        #10 S = 1; R = 0;
22        #10 S = 0; R = 1;
23        #10 S = 1; R = 1;
24        #10 $stop;
25    end
26 endmodule

```

### 9.0.4 Simulation Results

The "don't care" or "X" state for Q when S = 0 and R = 0, as well as when S = 1 and R = 1, is because these conditions are not well-defined for a basic SR flip-flop. In a typical SR flip-flop:

- When S = 0 and R = 0, Q retains its previous state.
- When S = 1 and R = 0, Q is set to 1.
- When S = 0 and R = 1, Q is reset to 0.
- When S = 1 and R = 1, Q is set to an invalid state, which we can define as a specific state if needed (e.g., setting it to 'x').




Figure 16: Simulation results of the SR flip-flop




Figure 17: Schematic of the SR flip-flop

### 9.0.5 Schematic

### 9.0.6 Advantages

- Simple design and easy to understand.
- Useful for basic set and reset operations.

### 9.0.7 Disadvantages

- Invalid state when both set and reset inputs are high.
- Limited flexibility compared to other flip-flops.

### 9.0.8 Applications

- Simple control circuits.
- Basic memory elements.



## 10 Master-Slave JK Flip-Flop

### 10.1 Description

The Master-Slave JK flip-flop is an improved version of the standard JK flip-flop. It is designed to eliminate problems such as glitches and race conditions that can occur in the standard JK flip-flop. The master-slave configuration consists of two flip-flops connected in series: the master flip-flop captures the input state on the rising edge of the clock, and the slave flip-flop captures the output of the master on the falling edge of the clock. This arrangement ensures that the flip-flop changes state only once per clock cycle and is less prone to timing issues.

### 10.2 RTL Code

Listing 18: Master-Slave JK Flip-Flop RTL Code

```
1 module master_slave_jk_flip_flop (
2     input logic J,
3     input logic K,
4     input logic clk,
5     input logic reset, // Optional: for synchronous reset
6     output logic Q
7 );
8     logic Q_master, Q_slave;
9
10    // Master flip-flop
11    always_ff @(posedge clk or posedge reset) begin
12        if (reset)
13            Q_master <= 0; // Reset master Q to 0
14        else if (J && ~K)
15            Q_master <= 1; // Set
16        else if (~J && K)
17            Q_master <= 0; // Reset
18        else if (J && K)
19            Q_master <= ~Q_master; // Toggle
20    end
21
22    // Slave flip-flop
23    always_ff @(negedge clk or posedge reset) begin
24        if (reset)
25            Q_slave <= 0; // Reset slave Q to 0
26        else
27            Q_slave <= Q_master; // Capture output from master
28    end
29
30    assign Q = Q_slave;
31 endmodule
```

### 10.3 Testbench

Listing 19: Master-Slave JK Flip-Flop Testbench

```
1 module test_master_slave_jk_flip_flop;
2     logic J, K, clk, reset;
3     logic Q;
4
5     master_slave_jk_flip_flop uut (
6         .J(J),
```

```

7      .K(K),
8      .clk(clk),
9      .reset(reset),
10     .Q(Q)
11 );
12
13 // Generate clock signal
14 initial begin
15     clk = 0;
16     forever #5 clk = ~clk; // 10ns clock period
17 end
18
19 // Testbench procedure
20 initial begin
21     // Initialize inputs
22     J = 0; K = 0;
23     reset = 1;
24     #10 reset = 0; // Release reset after 10ns
25
26     // Apply test vectors
27     J = 1; K = 0; // Set state
28     #20;
29     J = 0; K = 1; // Reset state
30     #20;
31     J = 1; K = 1; // Toggle state
32     #20;
33
34     $stop; // Stop simulation
35 end
36 endmodule

```

## 10.4 Simulation Results




Figure 18: Simulation results of the Master-Slave JK flip-flop




Figure 19: Schematic of the Master-Slave JK flip-flop

## 10.5 Schematic

## 10.6 Advantages

- **Eliminates Glitches:** The master-slave configuration prevents glitches that can occur in standard JK flip-flops due to simultaneous changes in J and K inputs.
- **Reduces Race Conditions:** By using separate master and slave stages, the master-slave JK flip-flop avoids race conditions that occur in a single JK flip-flop.
- **Stable Output:** The output changes only once per clock cycle, ensuring stable operation.

## 10.7 Disadvantages

- **Complex Design:** The master-slave configuration adds complexity compared to a standard JK flip-flop.
- **Increased Propagation Delay:** The additional stage can increase the propagation delay compared to simpler flip-flops.

## 10.8 Problems with Standard Flip-Flops

- **JK Flip-Flop:**
  - **Glitches:** Unpredictable changes in output when both J and K inputs are active during a clock transition.
  - **Race Conditions:** Occur when timing issues cause the output to become unstable or incorrect.
- **D Flip-Flop:**
  - **Metastability:** Can occur if the data input changes close to the clock edge, leading to unstable output.
- **T Flip-Flop:**
  - **Glitches:** Similar to the JK flip-flop, toggling can cause glitches if the T input changes around the clock edge.

- SR Flip-Flop:

- Invalid State: When both set and reset inputs are high, the output becomes indeterminate, leading to unpredictable behavior.

## 11 Counter

### 11.1 Description

Counters are sequential circuits used to count the number of occurrences of an event. They can be used for various applications, including event counting and frequency division.

### 11.2 RTL Code

Listing 20: 4-bit Counter RTL Code

```
1 module counter_4bit (  
2     input logic clk,  
3     input logic reset,  
4     output logic [3:0] count  
5 );  
6     always_ff @(posedge clk or posedge reset) begin  
7         if (reset)  
8             count <= 4'b0000;  
9         else  
10            count <= count + 1;  
11     end  
12 endmodule
```

### 11.3 Testbench

Listing 21: 4-bit Counter Testbench

```
1 module test_counter_4bit;  
2     logic clk, reset;  
3     logic [3:0] count;  
4  
5     counter_4bit uut (  
6         .clk(clk),  
7         .reset(reset),  
8         .count(count)  
9     );  
10  
11     initial begin  
12         // Initialize clock  
13         clk = 0;  
14         forever #5 clk = ~clk;  
15     end  
16  
17     initial begin  
18         // Test vectors  
19         reset = 1; #10; // Reset counter  
20         reset = 0;  
21         #100 $stop; // Run simulation for 100 time units  
22     end  
23 endmodule
```

## 11.4 Simulation Results




Figure 20: Simulation results of the 4-bit counter

## 11.5 Schematic




Figure 21: Schematic of the 4-bit counter

## 11.6 Advantages

- Simple design for counting events or cycles.
- Can be easily extended to count higher values by increasing bit width.

## 11.7 Disadvantages

- Limited by the bit width; overflow occurs if the count exceeds the maximum value.
- Ripple counters can have propagation delays.

## 11.8 Applications

- Digital clocks.
- Event counting.
- Frequency division.

## 12 Clock Divider

### 12.1 Description

A clock divider is a sequential circuit used to reduce the frequency of an input clock signal. It generates a slower clock signal by counting the number of input clock cycles and toggling the output clock signal accordingly. The division factor determines how much the frequency is reduced.

### 12.2 RTL Code

Listing 22: Clock Divider RTL Code

```
1 module clock_divider (  
2     input logic clk_in,  
3     input logic reset,  
4     output logic clk_out  
5 );  
6     logic [31:0] counter;  
7     parameter DIVISOR = 25; // Define the division factor  
8  
9     always_ff @(posedge clk_in or posedge reset) begin  
10         if (reset) begin  
11             counter <= 0;  
12             clk_out <= 0;  
13         end else begin  
14             if (counter == (DIVISOR/2 - 1)) begin  
15                 counter <= 0;  
16                 clk_out <= ~clk_out;  
17             end else begin  
18                 counter <= counter + 1;  
19             end  
20         end  
21     end  
22 endmodule
```

### 12.3 Testbench

Listing 23: Clock Divider Testbench

```
1 module test_clock_divider;  
2     logic clk_in, reset;  
3     logic clk_out;  
4  
5     clock_divider #(.DIVISOR(25)) uut (  
6         .clk_in(clk_in),  
7         .reset(reset),  
8         .clk_out(clk_out)  
9     );  
10
```

```

11  initial begin
12      // Initialize clock
13      clk_in = 0;
14      forever #1 clk_in = ~clk_in; // 2 time units per clock cycle
15  end
16
17  initial begin
18      // Test vectors
19      reset = 1; #10; // Reset clock divider
20      reset = 0;
21      #200 $stop; // Run simulation for 200 time units
22  end
23  endmodule

```

## 12.4 Simulation Results




Figure 22: Simulation results of the clock divider

## 12.5 Schematic

## 12.6 Frequency Division Explanation

To divide the input clock frequency by a factor of 25, the 'DIVISOR' parameter in the 'clock\_divider' module is set to 25. The counter increments every rising edge of 'clk\_in'. This results in an output clock frequency that is  $\frac{1}{25}$  of the input clock frequency.

## 12.7 Code Explanation

### 12.7.1 Clock Divider Module

The 'clock\_divider' module works as follows:

**Inputs and Outputs:** It has an input clock ('clk\_in'), a reset signal ('reset'), and an output clock ('clk\_out'). **Counter:** A 32-bit counter keeps track of the number of input clock cycles. The parameter 'DIVISOR' sets the threshold for the counter.

**Reset Logic:** When the 'reset' signal is high, the counter and 'clk\_out' are reset to zero. **Counter Increment and Output:** On every rising edge of 'clk\_in', the counter increments. When the counter reaches 'DIVISOR/2-1', it resets to zero and toggles 'clk\_out'.

### 12.7.2 Frequency Division Calculation

The output frequency is determined by the 'DIVISOR' parameter. Specifically:




Figure 23: Schematic of the clock divider

- The 'DIVISOR' parameter sets how much the input clock frequency is divided. For example, setting 'DIVISOR' to 25 will divide the input frequency by 25.
- The counter toggles 'clk<sub>out</sub>' when it reaches 'DIVISOR/2-1' because the counter counts from 0 to 'DIVISOR/2-1'. This produces an output clock frequency that is  $\frac{1}{\text{DIVISOR}}$  of the input clock frequency.

To adjust the division factor:

- To divide by 10, set 'DIVISOR' to 10. This will produce an output clock frequency that is  $\frac{1}{10}$  of the input clock frequency.
- To divide by 35, set 'DIVISOR' to 35. This will produce an output clock frequency that is  $\frac{1}{35}$  of the input clock frequency.

## 12.8 Advantages

- Reduces the frequency of a clock signal, useful for timing control.
- Simple implementation with counters.

## 12.9 Disadvantages

- Fixed division ratio; flexibility requires additional logic.
- May introduce delays in the clock signal.

## 12.10 Applications

- Frequency scaling for different parts of a circuit.
- Timing generation in communication protocols.
- Power management in digital systems.



## 13 Half Adder

### 13.1 Description

A half adder is a combinational circuit that adds two single-bit binary numbers and produces a sum and a carry-out.

### 13.2 RTL Code

Listing 24: Half Adder RTL Code

```
1 module half_adder (  
2     input logic A,  
3     input logic B,  
4     output logic Sum,  
5     output logic Carry  
6 );  
7     assign Sum = A ^ B;      // XOR for Sum  
8     assign Carry = A & B;    // AND for Carry  
9 endmodule
```

### 13.3 Testbench

Listing 25: Half Adder Testbench

```
1 module test_half_adder;  
2     logic A, B;  
3     logic Sum, Carry;  
4  
5     half_adder uut (  
6         .A(A),  
7         .B(B),  
8         .Sum(Sum),  
9         .Carry(Carry)  
10    );  
11  
12    initial begin  
13        // Test vectors  
14        A = 0; B = 0;  
15        #10 A = 0; B = 1;  
16        #10 A = 1; B = 0;  
17        #10 A = 1; B = 1;  
18        #10 $stop;  
19    end  
20 endmodule
```

### 13.4 Simulation Results

### 13.5 Schematic

### 13.6 Advantages

- Simple design and easy to implement.
- Fast operation due to minimal gate delay.




Figure 24: Simulation results of the halfAdder

## 13.7 Disadvantages

- Can only add two single-bit numbers.
- No provision for carry-in, limiting its use in multi-bit addition.

## 13.8 Applications

- Basic arithmetic operations in digital circuits.
- Component in more complex adder circuits like full adders.

# 14 Full Adder

## 14.1 Description

A full adder is a combinational circuit that adds three single-bit binary numbers (two operands and a carry-in) and produces a sum and a carry-out.

## 14.2 RTL Code

Listing 26: Full Adder RTL Code

```

1 module full_adder (
2     input logic A,
3     input logic B,
4     input logic Cin,
5     output logic Sum,
6     output logic Cout
7 );
8     assign Sum = A ^ B ^ Cin;           // XOR for Sum
9     assign Cout = (A & B) | (Cin & (A ^ B)); // AND-OR for Carry
10 endmodule

```




Figure 25: Schematic of half adder

## 14.3 Testbench

Listing 27: Full Adder Testbench

```

1 module test_full_adder;
2     logic A, B, Cin;
3     logic Sum, Cout;
4
5     full_adder uut (
6         .A(A),
7         .B(B),
8         .Cin(Cin),
9         .Sum(Sum),
10        .Cout(Cout)
11    );
12
13    initial begin
14        // Test vectors
15        A = 0; B = 0; Cin = 0;
16        #10 A = 0; B = 1; Cin = 0;
17        #10 A = 1; B = 0; Cin = 0;
18        #10 A = 1; B = 1; Cin = 0;
19        #10 A = 0; B = 0; Cin = 1;
20        #10 A = 0; B = 1; Cin = 1;
21        #10 A = 1; B = 0; Cin = 1;
22        #10 A = 1; B = 1; Cin = 1;
23        #10 $stop;
24    end
25 endmodule

```




Figure 26: Simulation results of the Full Adder




Figure 27: Schematic of adder Subtractor

## 14.4 Simulation Results

## 14.5 Schematic

## 14.6 Advantages

- Can add three single-bit numbers, including a carry-in.
- Essential building block for constructing multi-bit adders.

## 14.7 Disadvantages

- Slightly more complex than a half adder.
- Increased gate delay compared to a half adder.

## 14.8 Applications

- Multi-bit binary addition.
- Arithmetic logic units (ALUs).
- Digital signal processing.

## 15 Half Subtractor

### 15.1 Description

A half subtractor is a combinational circuit that subtracts two single-bit binary numbers and produces a difference and a borrow-out.

### 15.2 RTL Code

Listing 28: Half Subtractor RTL Code

```
1 module half_subtractor (  
2     input logic A,  
3     input logic B,  
4     output logic Diff,  
5     output logic Borrow  
6 );  
7     assign Diff = A ^ B;           // XOR for Difference  
8     assign Borrow = ~A & B;       // AND-NOT for Borrow  
9 endmodule
```

### 15.3 Testbench

Listing 29: Half Subtractor Testbench

```
1 module test_half_subtractor;  
2     logic A, B;  
3     logic Diff, Borrow;  
4  
5     half_subtractor uut (  
6         .A(A),  
7         .B(B),  
8         .Diff(Diff),  
9         .Borrow(Borrow)  
10    );  
11  
12    initial begin  
13        // Test vectors  
14        A = 0; B = 0;  
15        #10 A = 0; B = 1;  
16        #10 A = 1; B = 0;  
17        #10 A = 1; B = 1;  
18        #10 $stop;  
19    end  
20 endmodule
```

## 15.4 Simulation Results




Figure 28: Simulation results of the half subtractor

## 15.5 Schematic




Figure 29: Schematic of half Subtractor

## 15.6 Advantages

- Simple design for basic subtraction operations.
- Fast operation due to minimal gate delay.

## 15.7 Disadvantages

- Can only subtract two single-bit numbers.
- No provision for borrow-in, limiting its use in multi-bit subtraction.

## 15.8 Applications

- Basic arithmetic operations in digital circuits.
- Component in more complex subtractor circuits like full subtractors.

# 16 Full Subtractor

## 16.1 Description

A full subtractor is a combinational circuit that subtracts three single-bit binary numbers (two operands and a borrow-in) and produces a difference and a borrow-out.

## 16.2 RTL Code

Listing 30: Full Subtractor RTL Code

```
1 module full_subtractor (  
2     input logic A,  
3     input logic B,  
4     input logic Bin,  
5     output logic Diff,  
6     output logic Bout  
7 );  
8     assign Diff = A ^ B ^ Bin;           // XOR for Difference  
9     assign Bout = (~A & B) | (Bin & (~A ^ B)); // AND-OR for Borrow  
10 endmodule
```

## 16.3 Testbench

Listing 31: Full Subtractor Testbench

```
1 module test_full_subtractor;  
2     logic A, B, Bin;  
3     logic Diff, Bout;  
4  
5     full_subtractor uut (  
6         .A(A),  
7         .B(B),  
8         .Bin(Bin),  
9         .Diff(Diff),  
10        .Bout(Bout)  
11    );  
12  
13    initial begin  
14        // Test vectors  
15        A = 0; B = 0; Bin = 0;  
16        #10 A = 0; B = 1; Bin = 0;
```

```

17      #10 A = 1; B = 0; Bin = 0;
18      #10 A = 1; B = 1; Bin = 0;
19      #10 A = 0; B = 0; Bin = 1;
20      #10 A = 0; B = 1; Bin = 1;
21      #10 A = 1; B = 0; Bin = 1;
22      #10 A = 1; B = 1; Bin = 1;
23      #10 $stop;
24      end
25  endmodule

```

## 16.4 Simulation Results




Figure 30: Simulation results of the Full Subtractor

## 16.5 Schematic

## 16.6 Advantages

- Can subtract three single-bit numbers, including a borrow-in.
- Essential building block for constructing multi-bit subtractors.

## 16.7 Disadvantages

- Slightly more complex than a half subtractor.
- Increased gate delay compared to a half subtractor.

## 16.8 Applications

- Multi-bit binary subtraction.
- Arithmetic logic units (ALUs).
- Digital signal processing.






Figure 31: Schematic of Full Subtractor