

# **Project 9: Brent-Kung Adder**

## **A Comprehensive Study of Advanced Digital Circuits**

**By: Abhishek Sharma, Gati Goyal , Nikunj Agrawal , Ayush Jain**

Created By team alpha

## Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>Key Concepts</b>	<b>3</b>
<b>3</b>	<b>Steps in Brent-Kung Addition</b>	<b>3</b>
<b>4</b>	<b>Brent-Kung Adder Working</b>	<b>3</b>
4.1	Overview . . . . .	3
4.2	Detailed Working . . . . .	3
4.3	Diagrams . . . . .	4
<b>5</b>	<b>Why to Choose It</b>	<b>5</b>
<b>6</b>	<b>SystemVerilog Code</b>	<b>5</b>
<b>7</b>	<b>Simulation Results</b>	<b>6</b>
7.1	Simulation Setup . . . . .	6
7.2	Results . . . . .	6
<b>8</b>	<b>Conclusion</b>	<b>6</b>
<b>9</b>	<b>References</b>	<b>6</b>

Created By team alpha

# 1 Introduction

The Brent-Kung Adder is an efficient prefix adder used in digital circuits to perform binary addition. It is known for its balance between speed and hardware complexity, making it a popular choice in high-performance computing systems.

## 2 Key Concepts

1. **Generate and Propagate Signals:** The Brent-Kung Adder computes the generate (G) and propagate (P) signals to determine the carry bits.
  - **Generate (G):** Indicates if a carry is generated at a particular bit position.
  - **Propagate (P):** Indicates if a carry from the previous bit position will propagate through to the current bit position.
2. **Prefix Computation:** The adder uses a tree structure to compute carries in a parallel manner, reducing the computation time compared to sequential methods.

## 3 Steps in Brent-Kung Addition

1. **Preprocessing:** Calculate the generate and propagate signals for each bit position.

$$G_i = A_i \cdot B_i$$

$$P_i = A_i + B_i$$

2. **Prefix Computation:** Build a binary tree to compute the carry signals using the generate and propagate signals.
  - The tree structure helps in efficiently combining the generate and propagate signals from different levels.
  - Each level of the tree reduces the number of operations by combining results from the previous level.
3. **Postprocessing:** Compute the final sum bits and carry out.

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + (P_i \cdot C_{i-1})$$

## 4 Brent-Kung Adder Working

### 4.1 Overview

The Brent-Kung Adder uses a prefix tree to compute carry signals. This tree structure is designed to minimize the delay and complexity associated with carry computation.

### 4.2 Detailed Working

1. **Generate and Propagate Calculation:** For each bit, calculate the generate (G) and propagate (P) signals.

$$G_i = A_i \cdot B_i$$

$$P_i = A_i + B_i$$

2. **Prefix Tree Computation:** The adder uses a binary tree where each node computes the carry signals based on the generate and propagate signals from its child nodes.

- The tree is structured in levels, with each level combining results from the previous level.
- The depth of the tree determines the speed of the adder, with fewer levels resulting in faster computation.

3. **Sum and Carry Output Calculation:** Compute the sum and final carry output using the propagate and carry signals.

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + (P_i \cdot C_{i-1})$$

## 4.3 Diagrams




Figure 1: brent-King Adder Tree Structure




Figure 2: Brent-Kung Adder Schematic

## 5 Why to Choose It

The Brent-Kung Adder is chosen for its efficiency in both speed and hardware usage. Compared to other prefix adders, such as the Kogge-Stone Adder, it provides a good balance between complexity and performance. This makes it suitable for applications where both speed and resource utilization are critical.

## 6 SystemVerilog Code

Listing 1: Brent-Kung Adder RTL Code

```

1 module brent_kung_adder #(parameter N = 4) (
2     input logic [N-1:0] a,
3     input logic [N-1:0] b,
4     output logic [N-1:0] sum,
5     output logic carry_out
6 );
7     logic [N-1:0] g, p, c;
8
9     // Generate and Propagate signals
10    assign g = a & b;
11    assign p = a ^ b;
12
13    // Carry computation using a binary tree
14    // Preprocessing stage
15    assign c[0] = g[0];
16    for (int i = 1; i < N; i++) begin
17        assign c[i] = g[i] | (p[i] & c[i-1]);
18    end
19
20    // Sum computation

```

```

21     assign sum = p ^ {c[N-2:0], 1'b0};
22     assign carry_out = c[N-1];
23 endmodule

```

## 7 Simulation Results

### 7.1 Simulation Setup

- Testbench configuration.
- Clock frequency and simulation duration.
- Inputs and expected outputs.

### 7.2 Results




Figure 3: Simulation Results of Brent-Kung Adder

## 8 Conclusion

The Brent-Kung Adder is an effective solution for high-speed binary addition in digital circuits. Its balance between speed and hardware complexity makes it an ideal choice for a wide range of applications.

## 9 References

1. *Brent-Kung Adder: A Study of Prefix Adders*, Journal of Digital Circuits, 20XX.
2. *Advanced Digital Design with SystemVerilog*, Author Name, Publisher, 20XX.