SVADS Assignment 3 ASIC Flow with Synopsis Tools

N. D. Warushavithana March 2025

1. DC synthesis of RTL

Modified the following sections in the run dc.tcl code: working directory and top module name.

Since there were many SLACK violations, set my period to 14 in run dc.tcl.

```
99 # Default SDC Constraints (can be an sdc file)
100 set my_period 14
```


The final report of the commands ran were clear with no violated constraints and outputs saved to the respective files and folders.

Compiled netlist is saved in the out.v file:


```
assignment > output > \ \ mvm_uart_system.out.v
        // Created by: Synopsys DC Expert(TM) in wire load mode
        // Version
                     : W-2024.09-SP2
                       Sun Mar 30 01:07:08 2025
        module mvm_uart_system ( clk, rstn, rx, tx );
          input clk, rstn, rx;
          output tx;
                 s_valid, s_data_kx_0_, s_ready, m_ready, m_valid, UART_RX_n1848,
          wire
                 UART_RX_n1847, UART_RX_n1846, UART_RX_n1845, UART_RX_n1844,
                 UART_RX_n1843, UART_RX_n1842, UART_RX_n1841, UART_RX_n1840,
                 UART_RX_n1839, UART_RX_n1838, UART_RX_n1837, UART_RX_n1836,
                 UART_RX_n1835, UART_RX_n1834, UART_RX_n1833, UART_RX_n1832,
                 UART RX n1831, UART RX n1830, UART RX n1829, UART RX n1828,
                 UART RX n1827, UART RX n1826, UART RX n1825, UART RX n1824,
                 UART_RX_n1823, UART_RX_n1822, UART_RX_n1821, UART_RX_n1820,
                 UART_RX_n1819, UART_RX_n1818, UART_RX_n1817, UART_RX_n1816,
                 UART_RX_n1815, UART_RX_n1814, UART_RX_n1813, UART_RX_n1812,
                 UART_RX_n1811, UART_RX_n1810, UART_RX_n1809, UART_RX_n1808,
                 UART_RX_n1807, UART_RX_n1806, UART_RX_n1805, UART_RX_n1804,
                 UART_RX_n1803, UART_RX_n1802, UART_RX_n1801, UART_RX_n1800,
                 UART RX n1799. UART RX n1798. UART RX n1797. UART RX n1796
```

Design vision of DC – output of dc shell GUI.


Created the schematic of the compiled netlist. Then selected mvm_uart_system in Logical hierarchy and Cells (All) in the dropdown to view details. Schematic was generated from the GUI and it is as follows.




Double clicked the schematic top module to view the blocks inside.



A closer look of part of the design:



The generated netlist is saved in the mvm_uart_system.out.v file in the output folder.



2. Reports of DC synthesis

These reports are generated for the dc synthesis of the mvm_uart_system module for the values of R=8, C=8, W X=8, W K=8.

2.1. Ports

Ports information is recorded in mvm uart system port.rpt file inside reports folder.

```
************
    Report : port
    Design : mvm_uart_system
    Version: W-2024.09-SP2
         : Sun Mar 30 00:34:58 2025
  Pin
10
                             Wire
                                          Max
                                                Connection
                                    Max
    Port
                      Load
                             Load
                                    Trans
                                          Cap
                                                Class
                                                         Attrs
12
    clk
                           0.0000
13
               in
                     0.0000
14
               in
                     0.0000
    rstn
                            0.0000
               in
                      0.0000 0.0000
    rx
                     0.0000
                             0.0000
    tx
               out
17
    1
```

2.2. Area

Area information is recorded in mvm_uart_system_area.rpt and mvm_uart_system_area_reference.rpt file inside reports folder.

```
***********
     Report : area
    Design : mvm_uart_system
    Version: W-2024.09-SP2
    Date : Sun Mar 30 00:34:58 2025
    Library(s) Used:
        saed32hvt_ss0p7v125c (File: /evprj156/projects/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)
13
    Number of ports:
    Number of nets:
                                          22499
    Number of cells:
                                          17955
    Number of combinational cells:
                                          14227
    Number of sequential cells:
                                          3728
    Number of macros/black boxes:
                                             0
    Number of buf/inv:
                                           1200
    Number of references:
                                             39
    Combinational area:
                                  46278.351464
23
    Buf/Inv area:
                                    5528.394523
    Noncombinational area:
                                   25197.870017
    Macro/Black Box area:
                                     0.000000
    Net Interconnect area:
                                   27935.836767
    Total cell area:
                                   71476.221481
    Total area:
29
                                   99412.058248
```

Total cell area is 71476.221481 and the Total area is 99412.058248

2.3. Power

Power information is recorded in mvm_uart_system_power.rpt file inside reports folder.

```
***********
    Report : power
           -analysis_effort low
    Design : mvm_uart_system
    Version: W-2024.09-SP2
    Date : Sun Mar 30 00:35:00 2025
    Library(s) Used:
        saed32hvt_ss0p7v125c (File: /evprj156/projects/tsmc_32nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p7v125c.db)
18
19
    Operating Conditions: ss0p7v125c Library: saed32hvt_ss0p7v125c
    Wire Load Model Mode: enclosed
               Wire Load Model
                                        Library
    -----
                                     saed32hvt_ss0p7v125c
    mvm_uart_system 140000
    Global Operating Voltage = 0.7
    Power-specific unit information :
       Voltage Units = 1V
30
        Capacitance Units = 1.000000ff
        Time Units = 1ns
        Dynamic Power Units = 1uW (derived from V,C,T units)
       Leakage Power Units = 1pW
```

								_	
37	Attributes								
38									
39	i - Including register clock pin internal power								
40									
41									
42	Cell Internal	Power = 827.99	91 uW (98%)						
43	Net Switching	Power = 13.96	23 uW (2%)						
44									
45	Total Dynamic P	ower = 841.96	14 uW (100%)						
46									
47	Cell Leakage Po	wer = 434.24	25 uW						
48									
50		Internal	Switching	Leakage	Total				
51	Power Group	Power	Power	Power	Power	(%)	Attrs
52									
53	io_pad			0.0000		(
54	memory		0.0000	0.0000	0.0000	(0.00		
55	black_box		0.0000	0.0000		(
56	clock_network	820.0468	0.0000	0.0000	820.0468	(64.26	%)	i
57	_	0.1713		1.3281e+08	133.0214	(10.42	%)	
58	sequential	0.0000	0.0000	0.0000	0.0000	(0.00	%)	
59	combinational	7.7496	13.9205	3.0144e+08	323.1066	(25.32	%)	
60									
61	Total	927 0677 111	13 9622 uld	4.3424e+08 pW	1 27620102 11	LI.			
ρТ	IUCAI	02/.90// uw	13.9022 uw	4.3424E+08 pw	1.2/62e+63 u	W			

Total power consumption is 1276.2 uW.

2.4. Timing

Timing information is recorded in mvm_uart_system_timing.rpt file inside reports folder.

```
************

∨ Report : timing

           -path full
           -delay max
           -nets
           -max_paths 100
           -transition_time
           -capacitance
   Design : mvm_uart_system
    Version: W-2024.09-SP2
    Date : Sun Mar 30 00:35:00 2025
15
    # A fanout number of 1000 was used for high fanout net computations.
16
    Operating Conditions: ss0p7v125c Library: saed32hvt_ss0p7v125c
18 \vee Wire Load Model Mode: enclosed
19
      Startpoint: AXIS_MVM_MATVEC_tree_reg_7__2_1__0_
               (rising edge-triggered flip-flop clocked by clk)
      Endpoint: AXIS_MVM_MATVEC_tree_reg_7_3_0_18_
              (rising edge-triggered flip-flop clocked by clk)
      Path Group: clk
      Path Type: max
      Des/Clust/Port
                     Wire Load Model
                                         Library
      mvm_uart_system 140000
                                         saed32hvt_ss0p7v125c
```

31 32	Point F	anout	Сар	Trans	Incr	Path
33	clock clk (rise edge)				0.000	0.000
34	clock network delay (ideal)				0.000	0.000
35	AXIS_MVM_MATVEC_tree_reg_7_2_1_0_/CLK (DFFX1_	HVT)		0.000	0.000 #	0.000 r
36	AXIS_MVM_MATVEC_tree_reg_72_10_/Q (DFFX1_HV	T)		0.142	0.652	0.652 r
37	AXIS_MVM_MATVEC_tree_7_2_1_0_ (net)	3	2.306		0.000	0.652 r
38	U1220/Y (AND2X1_HVT)			0.117	0.314	0.967 r
39	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)	1	1.339		0.000	0.967 r
40	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_	HVT)		0.220	0.460	1.427 r
41	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)	1	1.339		0.000	1.427 r
42	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_2/CO (FADDX1_	HVT)		0.220	0.512	1.938 r
43	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)	1	1.339		0.000	1.938 r
44	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_3/CO (FADDX1_	HVT)		0.220	0.512	2.451 r
45	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)	1	1.339		0.000	2.451 r
46	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_	HVT)		0.220	0.512	2.963 r
47	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)	1	1.339		0.000	2.963 r
48	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_	HVT)		0.220	0.512	3.475 r
49	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)	1	1.339		0.000	3.475 r
50	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_	HVT)		0.220	0.512	3.987 r
51	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)	1	1.339		0.000	3.987 r
52	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_	HVT)		0.220	0.512	4.499 r
53	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)	1	1.339		0.000	4.499 r
54	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_	HVT)		0.220	0.512	5.011 r
55	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)	1	1.339		0.000	5.011 r
56	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_	HVT)		0.220	0.512	5.523 r
57	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)	1	1.339		0.000	5.523 r
58	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_10/C0 (FADDX1	_HVT)		0.220	0.512	6.035 r
59	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)	1	1.339		0.000	6.035 r
60	AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_11/C0 (FADDX1	_HVT)		0.220	0.512	6.547 r
61	AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)	1	1.339		0.000	6.547 r

```
MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT
AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)
                                                               1.339
                                                                                    0.000
                                                                                                7.059 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)
                                                                                    0.512
AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net) 1
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/C0 (FADDX1_HVT)
                                                              1.339
                                                                                    0.000
                                                                                                7.571 r
                                                                          0.220
                                                                                    0.512
                                                                                                8.084 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)
                                                              1.339
                                                                                    0.000
                                                                                                8.084 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)
                                                                          0.220
                                                                                    0.512
                                                                                                8.596 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)
                                                              1.339
                                                                                    0.000
                                                                                                8.596 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/C0 (FADDX1_HVT)
AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net) 1
                                                                                    0.512
                                                                         0.220
                                                                                                9.108 r
                                                              1.339
                                                                                    0.000
                                                                                                9.108 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/CO (FADDX1_HVT)
                                                                          0.220
                                                                                    0.512
                                                                                                9.620 r
{\tt AXIS\_MVM\_MATVEC\_add\_31\_S2\_G3\_G8\_carry[18] \ (net)}
                                                              1.339
                                                                                    0.000
                                                                                                9.620 r
AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_18/S (FADDX1_HVT)
                                                                          0.148
                                                                                    0.743
                                                                                               10.363 f
AXIS_MVM_MATVEC_N2087 (net)
                                                              0.501
                                                                                    0.000
                                                                                               10.363 f
AXIS_MVM_MATVEC_U20/Y (A022X1_HVT)
                                                                          0.097
                                                                                    0.259
                                                                                               10.622 f
AXIS_MVM_MATVEC_n84 (net)
                                                              0.508
                                                                                    0.000
                                                                                               10.622 f
AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/D (DFFX1_HVT)
                                                                          0.097
                                                                                    0.000
                                                                                               10.622 f
data arrival time
                                                                                               10.622
clock clk (rise edge)
                                                                                   14.000
                                                                                               14.000
clock network delay (ideal)
                                                                                    0.000
                                                                                               14.000
AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/CLK (DFFX1_HVT)
                                                                                    0.000
                                                                                               14.000 r
library setup time
                                                                                    -0.294
                                                                                               13.706
data required time
                                                                                               13.706
data required time
                                                                                               13.706
data arrival time
                                                                                               -10.622
slack (MET)
                                                                                                3.084
```

Timing report has about 7200 lines. Hence, the screenshots of only first part are added to compact this report.

2.5. No of Cells

This information is recorded in mvm uart system cell.rpt file inside reports folder.

Total no of cells is 17955 cells.

```
Report : cell
Design : mvm_uart_system
Version: W-2024.09-SP2
Date : Sun Mar 30 00:34:58 2025
***********
Attributes:
  b - black box (unknown)
   d - dont_touch
   h - hierarchical
  mo - map_only
   n - noncombinational
    r - removable
   u - contains unmapped logic
Cell
                        Reference
                                       Library
                                                         Area Attributes
AXIS MVM MATVEC U2
                        A022X1 HVT
                                       saed32hvt_ss0p7v125c
                                                      2.541440
AXIS_MVM_MATVEC_U3
                        A022X1_HVT
                                       saed32hvt_ss0p7v125c
                                                      2.541440
                                       saed32hvt_ss0p7v125c
AXIS_MVM_MATVEC_U4
                        A022X1 HVT
                                                      2.541440
AXIS_MVM_MATVEC_U5
                        A022X1_HVT
                                       saed32hvt_ss0p7v125c
                                                      2.541440
AXIS_MVM_MATVEC_U6
                        A022X1_HVT
                                       saed32hvt_ss0p7v125c
                                                      2.541440
AXIS_MVM_MATVEC_U7
                        A022X1 HVT
                                       saed32hvt_ss0p7v125c
    UART_TX_state_reg_30_
                               DFFARX1_HVT
                                               saed32hvt_ss0p7v125c
                                                                7.116032 n
                               DFFARX1_HVT
                                               saed32hvt_ss0p7v125c
   UART_TX_state_reg_31_
                                                                7.116032 n
    Total 17955 cells
                                                                71476.221481
```

Cell report has 44000 lines and only the first and last parts are added as screenshots.

3. Comparison of DC synthesis for different combinations of matrix vector sizes and word lengths.

Test	R	С	w_x	W_K	Total cell	Total area	Internal	Switching	Leakage	Total
No					area		power uW	power uW	power uW	Power uW
1	8	8	8	8	71476.221	99412.058	827.9677	13.9622	4.3424e+0	1.2762e+0
					481	248	uW	uW	8 pW	3 uW
2	4	4	8	8	21136.648	27138.368	265.0083	5.8870 uW	1.4776e+0	418.6560
					381	484	uW		8 pW	uW
3	8	8	4	4	35525.011	48000.615	531.0989	8.9981 uW	2.3467e+0	774.7648
					185	748	uW		8 pW	uW
4	4	4	4	4	11953.154	14778.077	185.4664	4.6675 uW	9.7290e+0	287.4242
					912	071	uW		7 pW	uW

- 1- Original
- 2- Quarter the matrix size
- 3- Half the word size
- 4- Quarter the matrix size and half the word size

There is a slight variation in the current DC reports for the first combination since it has to be repeated after running the other combinations and repeating it again may have resulted in slightly different values. IC compiler report was generated on the current DC report which is from the second iteration.


4. IC Compiler II Report

Modified the icc2.tcl file to have the assignment folder as the working directory as below.

```
# MODIFY as required
    # set the working directory path
    set working_dir /evprj156/projects/nilakna/assignment
13
    # check if the provided working_dir path exists
    if {![file exists $working_dir]} {
       puts "Error: $working_dir does not exists"
       exit 1
    #/* Top-level Module
20
    # set top_module full_adder
    set top_module mvm_uart_system
24
    #/* Library Name
25
    set library_name saed32_edk
26
    set PDKDIR $working_dir/../../tsmc_32nm/SAED32_EDK
    set SAED32_EDK $working_dir/../../tsmc_32nm/SAED32_EDK/lib
28
    set synopsys /global/etc/modules/files/eda/syn/2024.09-SP2
```

Ran all commands in the icc2.tcl file


After creating the block and linking:




```
Design 'mvm_uart_system' was successfully linked.

1
icc2_shell> link_block
Warning: Block 'saed32_edk:mvm_uart_system.design' is already linked. (LNK-067)
0
icc2_shell> save_block $library_name:$top_module
Information: Saving block 'saed32_edk:mvm_uart_system.design'
1
icc2_shell> save_lib -all
Saving all libraries...
1
```


Floor plan initialization:



Connecting the power rings:



After adding mesh pattern and cell pattern:



Place pins:

icc2_shell> place_pins -self -ports {clk rstn rx tx} Information: Starting 'place_pins' (FLW-8000)

Information: Time: 2025-03-30 01:45:45 / Session: 00:32:02 / Command: 00:00:00 / CPU: 00:00:00 / Memory: 638

MB (FLW-8100) Load DB...

CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e:

Printing app options for 'plan.pins*':
plan.pins.incremental : true
plan.pins.pin_range : 10
plan.pins.layer_range : 5

Min routing layer: M1
Max routing layer: MRDL

CPU Time for Top Level Pre-Route Processing: 00:00:00.02u 00:00:00.00s 00:00:00.02e: CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e:

Number of block ports: 4

Number of block pin locations assigned from router: 0

CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e:

Number of PG ports on blocks: 0 Number of pins created: 4

CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e:

Total Pin Placement CPU Time: 00:00:00.05u 00:00:00.01s 00:00:00.06e:

Information: Ending 'place_pins' (FLW-8001)

Information: Time: 2025-03-30 01:45:45 / Session: 00:32:02 / Command: 00:00:00 / CPU: 00:00:00 / Memory: 641

MB (FLW-8100)


1

icc2_shell> save_lib -all Saving all libraries...

1

After placement:

.....



After routing:

