

# Assignment 3

## ASIC flow with Synopsys Tools

### {System}Verilog for ASIC/FPGA Design & Simulation


In this Assignment, you have to take the Matrix Vector Multiplier UART System final verilog code (<https://github.com/SkillSurf/systemverilog/tree/master/rtl>), and synthesize the RTL using the SAED 32nm EDK and Synopsys Design Compiler. Next, you must get the final layout after doing PnR using the Synopsys IC Compiler II. You are free to vary the 4 parameters R, C, W\_X, W\_K, but include the final selection of parameters in the submission (suggested to use {2,2,2,2}). Finally, you have to export the final .gds file and visualize it using kLayout (<https://www.klayout.de/build.html>). The layout step is optional.

Please navigate into the folder that you created with your name during the demo and make a new folder called “assignment”. Please make sure to run your tools from that location for the assignment.

## Deliverables

For successful completion of this assignment, you should submit a pdf report with screenshots of the different sections in the ASIC flow that you followed. The below mentioned parts must be included in the report.

1. The synthesized RTL design schematic visualized in Design Vision of DC (example shown below) - use the ‘pwd’ command on the terminal to show the directory you are inside, which should have **the folder with your name**.




2. Go inside the **report/** folder and find the different reports generated during the synthesis process of the mvm\_uart\_system. Each of the reports contain information about
  - a. Ports
  - b. Area

- c. Power
- d. Timing
- e. No. of Cells

Include the information from these reports in your report as well.

3. Perform the synthesis step for several combinations of R, C, W\_X, W\_K parameter values in the top module and then report the area and power in each case in a tabular format.
4. The completed PnR layout visualized inside ICC2 (example shown below) - use the 'pwd' command on the terminal to show the directory you are inside, which should have which should have **the folder with your name**.




5. The final exported GDSII file visualized using kLayout (example shown below) - this is an **optional** part of the assignment.



4. In **icc2.tcl**, this section of the script needs to be done manually

```
# This will need to be done MANUALLY
create_pg_mesh_pattern mesh_pattern -layers { {{horizontal_layer: M1} {width: 0.75} {pitch: 15} {spacing:
interleaving}} {{vertical_layer: M2} {width: 0.84} {pitch: 33.6} {spacing: interleaving}} }
set_pg_strategy mesh_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern: mesh_pattern}
{nets: {VDD VSS}}} -blockage {macros: all}
create_pg_std_cell_conn_pattern std_cell_pattern
set_pg_strategy std_cell_strategy -polygon {{1.000 4.880} {16.144 11.990}} -pattern {{pattern:
std_cell_pattern}{nets: {VDD VSS}}}
compile_pg -ignore via drc
```

- Set the two PG tracks (M1, M2) to 5%, and chose the entire layout area for the polygon size



5. In **icc2.tcl**, adjust the pin names during PnR

```
#-----
+ # Pin I/O - MODIFY the pins as required
#-----

set_app_options -name plan.pins.incremental -value true -block [current_block]
set_app_options -name plan.pins.layer_range -value 5 -block [current_block]
set_app_options -name plan.pins.pin_range -value 10.00 -block [current_block]
place_pins -self -ports {clk rstn rx tx}

save_lib -all

#-----
```