
) ·L		F JM		MI TE		3	9. Y	
HEX	Mnemonic	HEX	Mnemonic	HEX	Mnemonic	HEX	Mnemonic	HEX	Mnemonic	HEX	Mnemonic
CE	ACI data	27	DAA	- 11	LXI D	63	MOV H,E	E5	PUSH HL	95	SUB L
8F	ADC A	09	DAD B	21	LXI H	64	MOV H,H	C5	PUSH PC	96	SUB M
88	ADC B	19	DAD D	31	LXI SP	65	MOV H.L	F5	PUSH PSW	D6	SUI data
89	ADC C	29	DAD H	7F	MOV A.A	66	MOV H,M	17	RAL	AF	XRA A
8A	ADC D	39	DAD SP	78	MOV A,B	6F	MOV L,A	1F	RAR	A8	XRA B
8B	ADC E	3D	DCR A	79	MOV A.C	68	MOV L,B	D8	RC	A9	XRA C
8C	ADC H	05	DCR B	7A	MOV A.D	69	MOV L.C	C9	RET	AA	XRA D
8D	ADC L	OD	DCR C	78	MOV A.E	6A	MOV L,D	20	RIM	AB	XRA E
8E	ADC M	15	DCR D	7C	MOV A.H	6B	MOV L.E	07	RLC	AC	XRA H
87	ADD A	10	DCR E	7D	MOV A.L.	6C	MOV L.H	F8	RM	AD	XRA L
80	ADD B	25	DCR H	7E	MOV A.M	6D	MOV L,L	DO	RNC	AE	XRAM
81	ADD C	20	DCR L	47	MOV B,A	6E	MOV L,M	CO	RNZ	EE	XRI data
82	ADD D	35	DCR M	40	MOV B.B	77	MOV MLA	F0	RP	E3	XTHL
83	ADD E	68	DCX B	41	MOV B.C	70	MOV MUB	E8	RPE	EB	XCHG
84	ADD H	18	DCX D	42	MOV B,D	71	MOV M.C	E0	RPO		
85	ADD L	28	DCX H	43	MOV B,E	72	MOV M.D	0F	RRC		
86	ADD M	38	DCX SP	44	MOV B.H	73	MOV M.E	C7	RST 0		
CB	ADI data	F3	DI	45	MOV B.L	74	MOV MUH	CF	RST 1	00) <i>[</i>
A7	ANA A	FB	EI	46	MOV B,M	75	MOV M.L	D7	RST 2	<u>808</u>	<u>55</u>
AO	ANA B	76	HLT	4F	MOV C.A	3E	MVI A data	DF	RST3	Λ /	
AT	ANA C	DB	IN port	48	MOV C.B	06	MVI B.data	E7	RST 4	<u>IVIT</u>	<u>iemon</u>
A2	ANA D	3C	INR A	49	MOV C.C	0E	MVI C,data	EF	RST 5	•	
A3	ANA E	04	INR B	4A	MOV C,D	16	MVI D,data	F7	RST 6	<u>ics</u>	
A4	ANA H	0C	INR C	48	MOV C.E	1E	MVI E.data	FF	RST 7		
A5	ANA L	14	INR D	4C		26		C8	RZ RZ	(AS	sembl
A6	ANA M	10	INR E	4D	MOV C,L	26 2E	MVI H,data MVI L,data	9F	SBB A		
E6	ANI data	24	INR H	4E	MOV C.M	36	MVI M.data	98	SBB B	y	
									SBB C	_	
CD	CALL addr	2C 34	INR L	57	MOV D,A	00 ED	NOP	99		Ins	tructi
FC	CC addr		INR M	50	MOV D.B	ED	NOP	9A 9B	SBB D		
	CM addr	03	INX B	51	MOV D.C	DD			SBB E	on	<u>vs</u>
2F	CMA	13	INX D	52	MOV D,D	87	ORA A	9C	SBBH		
3F	CMC	23	INX H	53	MOV D,E	B0	ORA B	90	SBBL	HE.	X code
BF	CMP A	33	INX SP	54	MOV D.H	B1	ORAC	9E	SBB M		
88	CMP B	DA	JC addr	55	MOV D.L	B2	ORA D	DE	SBI data	cho	irt
B9	CMP C	FA	JM addr	56	MOV D,M	B3	ORA E	22	SHLD adidr	3.30	
BA	CMP D	C3	JMP addr	5F	MOV E.A	B4	ORAH	30	SIM		
88	CMP E	D2	JNC addr	58	MOV E.B	85	ORAL	F9	SPHL		
BC	CMP H	C2	JNZ addr	59	MOV E,C	B6	ORA M	32	STA addr		
BD	CMP L	F2	JP addr	5A	MOV E,D	F6	ORI data	02	STAX B		
BE	CMP M	EA	JPE addr	58	MOV E.E	D3	OUT port	12	STAX D		
D4	CNC addr	E2	JPO addr	5C	MOV E,H	E9	PCHL	37	STC		
C4	CNZ addr	CA	JZ addr	5D	MOV E,L	C1	POP BC	97	SUB A		
F4	CP addr	3A	LDA addr	5E	MOV E.M	D1	POP DE	90	SUB B		
EC	CPE addr	0.A	LDAX B	67	MOV H,A	Ef	POP HL	91	SUB C		
FE	CPI data	1A	LDAX D	60	MOV H,B	F1	POP PSW	92	SUB D		
E4	CPO addr	2A	LHLD addr	61	MOV H.C	C5	PUSH BC	93	SUB E		
CC	CZ addr	01	LXI B	62	MOV H,D	D5	PUSH DE	94	SUB H		

Address field of Display, Generally displays Address of a Memory location in 4 Hex digits (16 bi binary bits) (8085's Address bus width is of 16 bit) [8085 can support 64K 2¹⁶ addressable memory locations]

Data field of Display, Generally displays content of the Memory location (displayed on left hand side), in 2 Hex digits (8 binary bits) (8085's Data bus width is of 8 bit)



Layout of Push button Switch of 8085 simulator

C D E F Reset KBint
8 9 A B Previous Exam Memory
4 5 6 7 Next Exam Register
0 1 2 3 Go Exec

Register Structure of 8085

- Accumulator A (ACC), is an special as well general purpose8-bit register. It is the 1st operand & result register for most of arithmatic & logical operations.
- •An 8 bit **Flag register** contain 5 Flag Flip Flop status, which always remains updated by the result of latest Arithmatic or Logical operation result, used by branch control instructions.
- Register **B**, **C**, **D**, **E**, **H**, and **L**, are six 8-bit general purpose register. These registers can be accessed individually, or can be accessed in pairs **BC**, **DE**, **HL**, by some of the instructions.
- Register HL is used to point to a memory location.
- Stack pointer, **SP**, is an 16-bit register, which contains the address of the top of the stack.
- Program Status Word (PSW): Accumulator and Flag Register can be combined as a register pair called PSW

Flag FFs (Flip Flops)(5) reflect data conditions of latest Arithmatic Or Logical operation & are stored in 5 bit positions of an 8 bit Register

- The <u>sign flag</u>, S =1(may indicate result is -ve), if D7 bit of result (of an arithmatic operation) =1. indicates the sign of a value of result(as in 2s complement arithmatic, MSB indicates Siign bit). If signed no.s are not used, this bit don't have any significance.
- The <u>zero flag</u>, **Z**, is set to 1 if an arithmetic or logical operation produces a result of 0; otherwise set to 0.
- parity flag, P, is set to 1 if the result of an arithmetic or logical operation has an even number of 1's; otherwise it is set to 0.
- The <u>carry flag</u>, CY, is set when an arithmetic operation generates a carry out.
- The <u>auxiliary carry flag</u>, AC, very similar to CY, but it denotes a carry from the lower half of the result to the upper half. (if acarry generated from D3 bit position of result)

S Z X AC X P X CY Flag

Flag Register

• 8085 up has another 8 bit special purpose register "Instruction Register" (IR). Not accessible by user or programmer. After fetching the opcode (first byte of a machine instruction), from memory, it is stored in IR, for subsequent decoding of opcode by Instruction decoder

Accumulator (8 bit)	Flags (8 bit)		
B (8 bit)	C (8 bit)		
D (8 bit)	E (8 bit)		
H (8 bit)	L (8 bit)		
Program Counter (16 bit)			
Stack Pointer (16 bit)			

Data movement instruction for the 8085 microprocessor

Instruction	Operation
MOV r1, r2	r1 = r2 [r2 register content is copied into r1 register
LDA Γ	$A = M[\Gamma]$ [Load ACC with the content of memory
Memory read	location (whose 16 bit address is Γ)]

 $M[\Gamma]$ – Content of a memory location, whose 16 bit address is Γ

 $M[\Gamma] = A$ [Store content of A(ACC) reg. into a

memory location (whose 16 bit address is Γ)]

Load 8-bit immediate data in a register.

A = input devices data whose address is n

Output devices data whose address is n = A

operation by 8085

operation by 8085

r, r1, r2 – any 8-bits register

 Γ –16 bit memory locations address

n – 8-bit Input/ Output device address

Memory read

MVI Rd, 8~bit

STA Γ

IN n

OUT n

Data operation instruction for the 8085 microprocessor

Instruction	Operation	CY – carry flag	Flags
ADD r	A = A + r		All
ADD M	A = A + M[HL]	All	
INR r $r = r + 1$ [increment an 8 bit register ontent] [A reg. (Accumulator) not modified]		Not CY	
INR M	M[HL] = M[HL] + 1 [AC]	C not modified]	Not CY
DCR n	r = r - 1 [decrement an 8 [ACC not modified]	bit register content]	Not CY
DCR M	M[HL] = M[HL] - 1 [ACC not modified]		Not CY
XRA r	$A = A \oplus r $ [\oplus stands for X	OR]	All
XRA M	$A = A \oplus M[HL]$		All
SUB r	A = A - r		All
CMA	A = A'		None

Program1: Let us write a program to do the following operations

- 1) Let an 8 bit data "76H" be immediately loaded into B register 2) Let B Register content be copied (Moved) into A register
- 3) Let A register content be copied into a Memory location 8050H

Hence our program consists of following Instructions

MVI D, 76H 16H, 76H

7AH

STA 8050H 32H, 8050H 3 Byte Instruction

operation code, destination & source operand address.]

•[H stands for Hexadecimal notation][opcode of MVI D is 16H] [opcode of

MOV A, D is 7AH] [opcode of STA is 32H]- as obtained from Hex chart]

•[Clearly MVI D, 76H is a 2 byte instruction, as the opcode of MVI D should be followed by an 8 bit data (76H) & one memory location can contain only 8 bit data][opcode is the first byte of an instruction]

•[Clearly STA 8050H is a 3 byte instruction, as the opcode of STA should be followed by a 16 bit (2 byte) memory location address]

2 Byte Instruction

2 Byte Instruction

•[Clearly MOV A, D is a 1 byte instruction, as the opcode of MOV A, D need not to be followed by an additional 8 bit data or 16 bit memory address or data.] [Here the opcode of MOV A, D itself specifies

MOV A, D

MVI D, 76	H 16H,	76H To read a 16t bit data from memory, 8085			
MOV A, D	7AH	at first read low order byte from memory,			
STA 8050	H 32H,	8050H store it in Z reg., then High high order byte			
HLT	76H	(in W reg.), so program entered that way.			
[HLT instruction represent end of Program, opcode of HLT is 76H (from					
8085 He	chart)]				
Let the star	ting address of c	our program be 8000H. Hence we store our			
program	in memory in th	he following way:			
Memory N	lemory-content	t Assembly / Comment			
location	Machine	Language			
	Instruction	Instruction			
	(binary/ Hex	()			
8000H	16H	M∜I D, 76H //Move 76H into D reg.			
8001H	76H				
8002H	7AH	MOV A, D // A = D			
8003H	32H	STA 8050H // M[8050H] = A			
8004H	50H 🕍				
8005H	80H 「				
8006H	76H	HLT // End of Program			

1. RESET 2. GO
(B)For Executing a Program(after entering program)do following steps:
in corresponding memory location]
Instruction HLT (76), other last entry will not be finally upodated
[IMPortant: Don't forget to press "NEXT" after entering the last
& So on Enter rest of the program.
displayed as 8001 memory locations content]
[see it (76) will be displayed in data field of display, see it is being
(7). Type second machine code byte (76)
(6). Next [see address field displays next memory location address]
[see it will be displayed in data field]
(4). Next (5). type opcode of first instruction (16)
[see address field displays 8000]
program (8000) using hex keyboard (or by Laptop Keyboard)
(1).RESET (2). Exam Memory (3). type starting address of your
say 8000H, do following steps:
(A)For entering Program, in Memory with Program starting address

4. Exec

In 8085 Simulator, or in 8085 trainer kit we have in our Lab:

3. type starting address of your program (8000)

- After Executing the program, see if the address field displays E, indicates Program successfully executed.
- (C) If you want to check any memory locations content, do following steps:
- (1)Exam Memory (2). type four hex digit (16 binary bit) Memory address (3). Next

After executing the program check, whether 8050 Memory location content is 76