Experiment 4
8-Bit ALU Design

Dhruv Ilesh Shah — 150070016

February 10, 2017

Overview

The ALU, or Arithmetic Logic Unit, is a very crucial part of any processor. By definition, it must be able to perform simple arithmetic and logical operations. In this experiment, I have implemented an 8-bit ALU which can perform the following operations.

1. Addition

2. Subtraction

3. Left-Shift

4. Right-Shift

The code was compiled on Quartus Prime, and simulated using ModelSim. GHDL was also used for simulation purposes, at a low level. This was then uploaded to the *Krypton v1.1* 5M1270ZT144C5N CPLD-based board.

The codes and setup have been covered in section 1. We build the ALU piece-wise, by implementing each module independently. The VHDL codes have been kept modular and as generic as possible, for reusability and code clarity. Section 2 presents the simulation observations and miscellaneous results.

1   Setup

The aim is to build an ALU with 4 different purposes. At a basic level, we can build 4 different modules and then use a 4-bit multiplexer to choose the final output of the ALU.

op_code	Operation	Result
00	Addition	$Z = X + Y$
01	Subtraction	$Z = X - Y$
10	Logical Right Shift	$Z = X >> Y$
11	Logical Left Shift	$Z = X << Y$

Sticking to the design guidelines, the logic has been implemented using *only* two-input AND, OR and NOT gates. In this section, I build the elements piece-wise in the earlier parts, and put them all together in the end to form the entity `alu`.

Before entering specific implementation, we see that the *XOR* operation can be useful in logic, and hence I made an entity `myXOR` which can be used later on.

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity myXOR is
        port(x,y: in std_logic;
                s: out std_logic);
end entity;

architecture Form of myXOR is
begin
        s <= ((x and (not y)) or (y and (not x)));
end Form;
```

This entity will be used multiple times in the various implementation below.

1.1 Addition

The addition operation can be carried out in multiple ways, but given the scale of the problem, and the possibility of scaling, reusability of the code is essential. I have implemented the 8-bit adder using 8 units of 1-bit *full adders*. This can be extended using 2-bit full adders etc, to reduce the delays, but the complexity of implementation remains $\mathcal{O}(n)$. For a problem this size, the logarithmic adder would become too complex in space, and hence I stuck to the simpler model.

Full Adder

Consider a block with inputs c_i, x_i, y_i and outputs c_o, s_o.

$$
\begin{aligned}
s_o &= c_i \oplus x_i \oplus y_i \\
c_o &= x_i y_i + y_i c_i + c_i x_i
\end{aligned}
\tag{1}
$$

The implementation is given below as the entity `full_adder`.

```vhdl
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity full_adder is
5           port(ci,xi,yi: in std_logic;
6                   co,so: out std_logic);
7   end entity;
8
9   architecture Form of full_adder is
10          signal xor_i: std_logic;
11          component myXOR is
12                  port(x,y: in std_logic;
13                          s: out std_logic);
14          end component;
15  begin
16          add_instance_s0_1: myXOR
17                  port map (xi,yi,xor_i);
18
19          add_instance_s0_2: myXOR
```

```vhdl
20              port map (xor_i,ci,so);
21
22          co <= ((xi and yi) or (yi and ci) or (ci and xi));
23  end Form;
```

Eight Bit Adder

Using this module, we can easily define the 8-bit addition operation as below. *(Note that I have avoided using loops as a structure, to keep the code raw, and close to how it is actually implemented in hardware. The redundancy can be easily be replaced by calling a process and iterating.)*

```vhdl
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity EightBitAdder is
5           --constant size : integer := 8;
6           port(x,y: in std_logic_vector(7 downto 0);
7                   z: out std_logic_vector(7 downto 0));
8   end entity;
9
10  architecture Summer of EightBitAdder is
11          signal c : std_logic_vector(7 downto 0);
12          signal etc: std_logic;
13          component full_adder is
14                  port(ci,xi,yi: in std_logic;
15                          co,so: out std_logic);
16          end component;
17
18  begin
19          c(0) <= '0';
20          bit_1: full_adder
21                  port map (c(0),x(0),y(0),c(1),z(0));
22          bit_2: full_adder
23                  port map (c(1),x(1),y(1),c(2),z(1));
24          bit_3: full_adder
25                  port map (c(2),x(2),y(2),c(3),z(2));
26          bit_4: full_adder
27                  port map (c(3),x(3),y(3),c(4),z(3));
28          bit_5: full_adder
29                  port map (c(4),x(4),y(4),c(5),z(4));
30          bit_6: full_adder
31                  port map (c(5),x(5),y(5),c(6),z(5));
32          bit_7: full_adder
33                  port map (c(6),x(6),y(6),c(7),z(6));
34          bit_8: full_adder
35                  port map (c(7),x(7),y(7),etc,z(7));
36
37  end Summer;
```

1.2 Subtractor

Approaching the subtractor in a manner similar to the adder, I have used a 1-bit full subtractor, which is then used to create an 8-bit subtractor.

Full Subtractor

Consider a block with inputs d_i, x_i, y_i and outputs d_o, s_o.

$$s_o = c_i \oplus x_i \oplus y_i$$
$$c_o = \overline{x_i}y_i + d_i(\overline{x_i \oplus y_i}) \tag{2}$$

The implementation of the above is given below.

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity subtractor is
5           port(di,xi,yi: in std_logic;
6                   do,so: out std_logic);
7   end entity;
8
9   architecture Form of subtractor is
10          signal xor_i: std_logic;
11          signal hold: std_logic;
12          component myXOR is
13                  port(x,y: in std_logic;
14                          s: out std_logic);
15          end component;
16  begin
17          out_instance_1: myXOR
18                  port map(xi, yi, xor_i);
19          out_instance_2: myXOR
20                  port map(xor_i, di, so);
21
22          do <= (((not xi) and (yi)) or (di and (not xor_i)));
23
24  end Form;
```

Eight Bit Subtractor

By using the above unit entity, and extending the definition of the subtractor to 8 bits, we have the following.

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity EightBitSub is
5           port(x,y: in std_logic_vector(7 downto 0);
6                   z: out std_logic_vector(7 downto 0));
7   end entity;
8
9   architecture Diff of EightBitSub is
```

```vhdl
10        signal d : std_logic_vector(7 downto 0);
11        signal etc: std_logic;
12        component subtractor is
13                port(di,xi,yi: in std_logic;
14                        do,so: out std_logic);
15        end component;
16
17  begin
18        d(0) <= '0';
19        bit_1: subtractor
20                port map (d(0),x(0),y(0),d(1),z(0));
21        bit_2: subtractor
22                port map (d(1),x(1),y(1),d(2),z(1));
23        bit_3: subtractor
24                port map (d(2),x(2),y(2),d(3),z(2));
25        bit_4: subtractor
26                port map (d(3),x(3),y(3),d(4),z(3));
27        bit_5: subtractor
28                port map (d(4),x(4),y(4),d(5),z(4));
29        bit_6: subtractor
30                port map (d(5),x(5),y(5),d(6),z(5));
31        bit_7: subtractor
32                port map (d(6),x(6),y(6),d(7),z(6));
33        bit_8: subtractor
34                port map (d(7),x(7),y(7),etc,z(7));
35
36  end Diff;
```

1.3 Logical Right Shift

The logical right shift is an essential operation for an ALU. One of the simplest interpretation can be division by 2. This can give an easy way to implement multiplication/division operations. Hardwiring is always an option, but a more general and reusable algorithm would be preferred.

For this purpose, I perform shifts using *logarithmic barrel shifting*. An illustration of barrel-shifting is given in figure 1. Note that although both X, Y are 8-bit, if Y is more than 111, then the output would be monotonously zero (not a rotator). Hence we need to implement only 3 stages.

We notice that an important feature of this implementation is the multiplexer. So, I begin by creating a `mux` entity, which is then used to make the 8-mux chains, eventually making our shifter.

MUX

A multiplexer with inputs n_1, n_0, s and output b follows:

$$b = sn_1 + \overline{s}n_0$$

```vhdl
1  library ieee;
2  use ieee.std_logic_1164.all;
3
```

Figure 1: Logical Right Shift (*Barrel Shift*)

```vhdl
entity mux is
        port(n1,n0,s: in std_logic;
                b: out std_logic);
end entity;

architecture choose of mux is
begin
        b <= ((s and n1) or ((not s) and n0));
end choose;
```

MUX Chains

In principle, we can use a generic 8-unit chain of multiplexers with 16 inputs and 8 outputs, working the way we like. Such an implementation is given below.

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity mux8 is
        port(mx, my: in std_logic_vector(7 downto 0);
                        mo: out std_logic_vector(7 downto 0);
                        sel: in std_logic);
end entity;

architecture choose of mux8 is
```

```
11   component mux is
12           port(n1,n0,s: in std_logic;
13                   b: out std_logic);
14   end component;
15   begin
16           mux_7: mux port map(mx(7),my(7),sel, mo(7));
17           mux_6: mux port map(mx(6),my(6),sel, mo(6));
18           mux_5: mux port map(mx(5),my(5),sel, mo(5));
19           mux_4: mux port map(mx(4),my(4),sel, mo(4));
20           mux_3: mux port map(mx(3),my(3),sel, mo(3));
21           mux_2: mux port map(mx(2),my(2),sel, mo(2));
22           mux_1: mux port map(mx(1),my(1),sel, mo(1));
23           mux_0: mux port map(mx(0),my(0),sel, mo(0));
24
25   end choose;
```

In this implementation, we would have to give the input vector in the order they enter, and hence the code would end up messy anyway. Instead, I made three different entities mux_chain_1 mux_chain_2 mux_chain_3 customised to the chains seen in the diagram.

MUX Chain 1 (n_2)

```
1    library ieee;
2    use ieee.std_logic_1164.all;
3
4
5    entity mux_chain_1 is
6            port (inp: in std_logic_vector(7 downto 0);
7                    sel: in std_logic;
8                    outp: out std_logic_vector(7 downto 0));
9    end entity;
10
11   architecture chain of mux_chain_1 is
12
13   component mux is
14           port(n1,n0,s: in std_logic;
15                   b: out std_logic);
16   end component;
17   begin
18           mux_7: mux port map('0',inp(7),sel, outp(7));
19           mux_6: mux port map('0',inp(6),sel, outp(6));
20           mux_5: mux port map('0',inp(5),sel, outp(5));
21           mux_4: mux port map('0',inp(4),sel, outp(4));
22           mux_3: mux port map(inp(7),inp(3),sel, outp(3));
23           mux_2: mux port map(inp(6),inp(2),sel, outp(2));
24           mux_1: mux port map(inp(5),inp(1),sel, outp(1));
25           mux_0: mux port map(inp(4),inp(0),sel, outp(0));
26   end chain;
```

MUX Chain 2 (n_1)

```vhdl
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4
5   entity mux_chain_2 is
6           port (inp2: in std_logic_vector(7 downto 0);
7                   sel2: in std_logic;
8                   outp2: out std_logic_vector(7 downto 0));
9   end entity;
10
11  architecture chain of mux_chain_2 is
12  component mux is
13          port(n1,n0,s: in std_logic;
14                  b: out std_logic);
15  end component;
16  begin
17          mux_7: mux port map('0',inp2(7),sel2, outp2(7));
18          mux_6: mux port map('0',inp2(6),sel2, outp2(6));
19          mux_5: mux port map(inp2(7),inp2(5),sel2, outp2(5));
20          mux_4: mux port map(inp2(6),inp2(4),sel2, outp2(4));
21          mux_3: mux port map(inp2(5),inp2(3),sel2, outp2(3));
22          mux_2: mux port map(inp2(4),inp2(2),sel2, outp2(2));
23          mux_1: mux port map(inp2(3),inp2(1),sel2, outp2(1));
24          mux_0: mux port map(inp2(2),inp2(0),sel2, outp2(0));
25  end chain;
```

MUX Chain 3 (n_0)

```vhdl
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4
5   entity mux_chain_3 is
6           port (inp3: in std_logic_vector(7 downto 0);
7                   sel3: in std_logic;
8                   outp3: out std_logic_vector(7 downto 0));
9   end entity;
10
11  architecture chain of mux_chain_3 is
12  component mux is
13          port(n1,n0,s: in std_logic;
14                  b: out std_logic);
15  end component;
16  begin
17          mux_7: mux port map('0',inp3(7),sel3, outp3(7));
18          mux_6: mux port map(inp3(7),inp3(6),sel3, outp3(6));
19          mux_5: mux port map(inp3(6),inp3(5),sel3, outp3(5));
20          mux_4: mux port map(inp3(5),inp3(4),sel3, outp3(4));
```

```vhdl
21      mux_3: mux port map(inp3(4),inp3(3),sel3, outp3(3));
22      mux_2: mux port map(inp3(3),inp3(2),sel3, outp3(2));
23      mux_1: mux port map(inp3(2),inp3(1),sel3, outp3(1));
24      mux_0: mux port map(inp3(1),inp3(0),sel3, outp3(0));
25  end chain;
```

Right Barrel Shifter

Now that we have these components ready, we can code up the shifter.

```vhdl
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity right_shifter is
5           port (x,y: in std_logic_vector(7 downto 0);
6                   s: out std_logic_vector(7 downto 0));
7   end entity;
8   architecture logical_right of right_shifter is
9           signal zero_check: std_logic;
10          signal level1, level2, level3: std_logic_vector(7 downto 0);
11          component mux_chain_1 is
12                  port (inp: in std_logic_vector(7 downto 0);
13                          sel: in std_logic;
14                          outp: out std_logic_vector(7 downto 0));
15          end component;
16          component mux_chain_2 is
17                  port (inp2: in std_logic_vector(7 downto 0);
18                          sel2: in std_logic;
19                          outp2: out std_logic_vector(7 downto 0));
20          end component;
21          component mux_chain_3 is
22                  port (inp3: in std_logic_vector(7 downto 0);
23                          sel3: in std_logic;
24                          outp3: out std_logic_vector(7 downto 0));
25          end component;
26          component mux8 is
27                  port(mx, my: in std_logic_vector(7 downto 0);
28                          mo: out std_logic_vector(7 downto 0);
29                          sel: in std_logic);
30          end component;
31  begin
32          lev1: mux_chain_1
33                  port map(x,y(2),level1);
34          lev2: mux_chain_2
35                  port map(level1, y(1), level2);
36          lev3: mux_chain_3
37                  port map(level2, y(0), level3);
38          zero_check <= (not ((y(3)) or (y(4)) or (y(5)) or (y(6)) or (y(7))));
39          final: mux8
40                  port map(level3, "00000000", s, zero_check);
41  end logical_right;
```

1.4 Logical Left Shifter

Instead of designing the left shifter from scratch, we can use symmetry arguments to ease our process. Given a right shifter, feeding it with the reverse of the input vector, and reading the reverse of its output vector gives the same result as an intended left shifter! This means that all we need is a way to reverse the vector. The rest is straightforward.

Instead of writing the reverse operations within the main body, I have used another entity `reverse` for clarity.

8-bit Reverse

The logic is straightforward, as given below.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity reverse is
5          port (x: in std_logic_vector(7 downto 0);
6                    y: out std_logic_vector(7 downto 0));
7  end entity;
8
9  architecture reverse of reverse is
10 begin
11         y(0) <= x(7);
12         y(1) <= x(6);
13         y(2) <= x(5);
14         y(3) <= x(4);
15         y(4) <= x(3);
16         y(5) <= x(2);
17         y(6) <= x(1);
18         y(7) <= x(0);
19
20 end reverse;
```

Left Barrel Shifter

Given the `right_shifter` from above, and the `reverse` entity, we can perform this very easily.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity left_shifter is
5          port (x,y: in std_logic_vector(7 downto 0);
6                    s: out std_logic_vector(7 downto 0));
7  end entity;
8
9  architecture rtl of left_shifter is
10         signal x_r, y_r: std_logic_vector(7 downto 0);
11
12         component reverse is
```

```vhdl
13              port (x: in std_logic_vector(7 downto 0);
14                      y: out std_logic_vector(7 downto 0));
15          end component;
16
17          component right_shifter is
18                  port (x,y: in std_logic_vector(7 downto 0);
19                          s: out std_logic_vector(7 downto 0));
20          end component;
21  begin
22          reverse_input: reverse
23                  port map(x, x_r);
24          right_shift: right_shifter
25                  port map(x_r,y,y_r);
26
27          reverse_output: reverse
28                  port map(y_r,s);
29  end rtl;
```

1.5   The ALU

Putting together the whole code, we declare the `alu` entity as follows.
(Most of this segment was provided by WEL and hence the use of `if...else`. This can easily be replaced by multiplexers.)

```vhdl
1   library std;
2   use std.standard.all;
3   library ieee;
4   use ieee.std_logic_1164.all;
5
6   entity alu is
7           port( X,Y : in std_logic_vector(7 downto 0);
8                   x0,x1 : in std_logic ;
9                   Z : out std_logic_vector(7 downto 0));
10  end entity;
11
12  architecture behave of alu is
13          signal sig1,sig2,sig3,sig4 : std_logic_vector(7 downto 0);
14
15          component EightBitAdder is
16                  port(x,y: in std_logic_vector(7 downto 0);
17                          z: out std_logic_vector(7 downto 0));
18          end component;
19
20          component EightBitSub is
21                  port(x,y: in std_logic_vector(7 downto 0);
22                          z: out std_logic_vector(7 downto 0));
23          end component;
24
25          component left_shifter is
26                  port (x,y: in std_logic_vector(7 downto 0);
27                          s: out std_logic_vector(7 downto 0));
```

```
28          end component;
29
30          component right_shifter is
31                  port (x,y: in std_logic_vector(7 downto 0);
32                          s: out std_logic_vector(7 downto 0));
33          end component;
34  -----------------------------------------------
35  begin
36  a: EightBitAdder        port map(x => X, y => Y, z => sig1);
37  b: left_shifter            port map(x => X, y => Y, s => sig4);
38  c: right_shifter          port map(x => X, y => Y, s => sig3);
39  d: EightBitSub  port map(x => X, y => Y, z => sig2);
40  -----------------------------------------------
41
42  process(x0, x1,sig1, sig2, sig3, sig4)
43  begin
44  -----------------------------
45  if (x0 = '0' and x1 = '0') then
46  z<= sig1;
47  elsif(x0 = '1') and (x1 = '0') then
48  z<= sig2;
49  elsif(x0 = '0') and (x1 = '1') then
50  z<= sig3;
51  else
52  z<= sig4;
53  end if;
54  -----------------------------
55  end process;
56  end behave;
```

The **Testbench** used for this entire setup is also given below.

```
1   library std;
2   use std.textio.all;
3
4   library std;
5   use std.standard.all;
6
7   library ieee;
8   use ieee.std_logic_1164.all;
9
10  entity Testbench is
11  end entity;
12  architecture Behave of Testbench is
13
14    constant number_of_inputs  : integer := 18;  -- # input bits to your design.
15    constant number_of_outputs : integer := 8;   -- # output bits from your design.
16
17    component DUT is
18     port(input_vector: in std_logic_vector(number_of_inputs-1  downto 0);
19                 output_vector: out std_logic_vector(number_of_outputs-1 downto 0));
```

```vhdl
20    end component;
21
22    signal input_vector  : bit_vector(number_of_inputs-1 downto 0);
23    signal output_vector : bit_vector(number_of_outputs-1 downto 0);
24    signal std_output_vector : std_logic_vector(number_of_outputs-1 downto 0);
25
26
27    function to_string(x: string) return string is
28        variable ret_val: string(1 to x'length);
29        alias lx : string (1 to x'length) is x;
30    begin
31        ret_val := lx;
32        return(ret_val);
33    end to_string;
34
35  begin
36    process
37      variable err_flag : boolean := false;
38      File INFILE: text open read_mode is "~/tracefiles/alu_TRACEFILE.txt";
39      FILE OUTFILE: text  open write_mode is "~/tracefiles/alu_OUTPUTS.txt";
40
41      variable input_vector_var: bit_vector (number_of_inputs-1 downto 0);
42      variable output_vector_var: bit_vector (number_of_outputs-1 downto 0);
43      variable output_mask_var: bit_vector (number_of_outputs-1 downto 0);
44      variable output_comp_var: bit_vector (number_of_outputs-1 downto 0);
45      constant ZZZZ : bit_vector(number_of_outputs-1 downto 0) := (others => '0');
46
47      variable INPUT_LINE: Line;
48      variable OUTPUT_LINE: Line;
49      variable LINE_COUNT: integer := 0;
50
51
52    begin
53      while not endfile(INFILE) loop
54
55          LINE_COUNT := LINE_COUNT + 1;
56
57          readLine (INFILE, INPUT_LINE);
58          read (INPUT_LINE, input_vector_var);
59          read (INPUT_LINE, output_vector_var);
60          read (INPUT_LINE, output_mask_var);
61
62          input_vector <= input_vector_var;
63
64          wait for 1 ns;
65
66          output_comp_var := (output_mask_var and (output_vector xor output_vector_var));
67          if (output_comp_var  /= ZZZZ) then
68             write(OUTPUT_LINE,to_string("ERROR: line "));
69             write(OUTPUT_LINE, LINE_COUNT);
```

```
70            writeline(OUTFILE, OUTPUT_LINE);
71            err_flag := true;
72        end if;
73
74        write(OUTPUT_LINE, input_vector);
75        write(OUTPUT_LINE, to_string(" "));
76        write(OUTPUT_LINE, output_vector);
77        writeline(OUTFILE, OUTPUT_LINE);
78
79        wait for 4 ns;
80    end loop;
81
82    assert (err_flag) report "SUCCESS, all tests passed." severity note;
83    assert (not err_flag) report "FAILURE, some tests failed." severity error;
84
85    wait;
86  end process;
87
88        output_vector <= to_bitvector(std_output_vector);
89  dut_instance: DUT
90            port map(input_vector => to_stdlogicvector(input_vector), output_vector =>std_o
91
92 end Behave;
```

2 Observations

In this section, we simulate the above codes to test logic and observe the delay characteristics.

2.1 Addition

Figures 2-3 show the results of the simulation. *(Since the number of possible test cases is too large (2^{16}), I have showed a small section of the waveform.)*

2.2 Subtraction

Figures 4-5 show the results of the simulation. *(Since the number of possible test cases is too large (2^{16}), I have showed a small section of the waveform.)*

2.3 Logical Right Shift

Figures 6-7 show the results of the simulation. *(Since the number of possible test cases is too large (2^{16}), I have showed a small section of the waveform.)*

2.4 Logical Left Shift

Figures 8-9 show the results of the simulation. *(Since the number of possible test cases is too large (2^{16}), I have showed a small section of the waveform.)*

**Figure 2:** RTL Simulation of the Addition operation

**Figure 3:** Gate-level Simulation of the Addition operation

**Figure 4:** RTL Simulation of the Subtraction operation

**Figure 5:** Gate-level Simulation of the Subtraction operation

**Figure 6:** RTL Simulation of the Logical Right Shift operation

**Figure 7:** Gate-level Simulation of the Logical Right Shift operation

Figure 8: RTL Simulation of the Logical Left Shift operation

Figure 9: Gate-level Simulation of the Logical Left Shift operation