

## Instruction format

addressing  
MOV A,B - register mode

MVI A,67 - Immediate add. mode

LDA 4000 - Direct add. mode

LDAX D - Indirect add. mode.  
Reg.

CLC - Implicit / Implied add mode

→ To address 7 registers 3 bits will be required

A 000

B 001

C 010

D 011

E 100

F 101

G 110

① MOV A,B → 1 byte inst

↓      ↓      ↓  
3      3 bits

② MVI A,12 → 2 byte

1 byte    1 byte

(5 for, 3).  
opcode reg

• Variable length instruction - size of instructions are varied

fixed length instruction - size is fixed.

### 1) Three address instruction

ex ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

R<sub>1</sub> ← R<sub>2</sub> + R<sub>3</sub>

### 2) Two address instruction

ex ADD R<sub>1</sub>, R<sub>2</sub>

R<sub>1</sub> ← R<sub>1</sub> + R<sub>2</sub>

### 3) ① Single add. instruction

ex APP R<sub>1</sub> ? AC ← AC + R<sub>1</sub>

→ If we want to perform operation

$$X = A \times B + C \times C$$

where,  $A, B, C, X$  all are memory addresses

— we want to perform it using three address instruction format.

- ① MUL T, A, B
- ② MUL Y, C, C
- ③ ADD X, T, Y

— Using two add. inst<sup>n</sup> format,

- ① LOAD A (Load into temp. variable)
- ② MUL T, B
- ③ LOAD C
- ④ MUL Y, C
- ⑤ ADD T, Y
- ⑥ STOR X

— Using one add. inst<sup>n</sup> format, (By default it is in Ac.)

- ① LOAD A
- ② MUL B
- ③ STOR T
- ④ LOAD C
- ⑤ MUL C
- ⑥ STOR Y
- ⑦ ADD T
- ⑧ STOR X

→ Using zero add. inst<sup>n</sup> format. (By default if it is in stack)

- ① PUSH A
- ② PUSH B
- ③ MUL
  - top 2 operands are popped and multi-
- ④ PUSH C
- ⑤ PUSH C
- ⑥ MUL
- ⑦ ADD
- ⑧ POP X.

EXC
AAB

→ size of the opcode / instruction

three add. > two add. > one add > zero add

→ size of the program

three add. < two add. < one add. < zero add

→ variable length opcode — more complex decoder is required.

— size of the code decreases

opcode	operand
--------	---------

$\alpha^n$

$\alpha^{n+1}$

If we want to increase the no. of instructions

opcode	operand
--------	---------

$\alpha^{n+1}$

$\alpha^{K-1}$

— increase opcode size

decrease operand size.

ex. MOV C, B

ADD B

← no need to specify the acc. add.

so, size of the operand can be decreased


Ex. Consider a machine in which instructions are 16 bit long and add. are 4 bits long. The requirement is in 15 3 add. instructions, 14 2 add. inst<sup>n</sup>s, 31 single add. inst<sup>n</sup>s & 16 zero add. inst<sup>n</sup>s.

→ ① 15 3 add. inst<sup>n</sup>s.

	4 bits	4 bits	4 bits	4 bits
15	0000			
	0001			
	1110			

② 14 2 add. inst<sup>n</sup>s

	8 bits	4 bits	4 bits	0000 - 1011
15	0000 0000		0000	
	1110	1100	1011	
1	1111	1101	1111	
	1110	1101	1111	1+13 = 14
	1111	1101	1111	8+16 = 19+12 = 31



$$\begin{aligned}
 & 15 \times 2^4 \times 2^4 \times 2^4 \\
 & + 14 \times 2^4 \times 2^4 \\
 & + 81 \times 2^4 \\
 & + 16 \\
 & \leq 2 \\
 \text{we can encode}
 \end{aligned}$$

integer

Ex. A processor has 16 registers & 64 floating point registers. It uses 2 byte instruction format. These are 4 categories of inst<sup>n</sup>s.

type	instruction	integer	floating
1	4	3	0
2	8	80	2
3	14	1	1
4	N	10	1

$$\text{int} = 4$$

$$\text{float} = 6$$

Find N.

$$4 \times 2^4 \times 2^4 \times 2^4 + 8 \times 2^6 \times 2^6 + 14 \times 2^4 \times 2^6 + N \times 2^6 = 2^{16}$$


$$\Rightarrow 4 \times 2^{12} + 8 \times 2^{12} + 14 \times 2^{10} + N \times 2^6 = 2^{16}$$

$$\Rightarrow 4 \times 2^6 + 8 \times 2^6 + 14 \times 2^4 \times N = 2^{10}$$

$$\Rightarrow 12 \times 2^6 + 14 \times 2^4 + N = 2^{10}$$

$$\Rightarrow \boxed{N = 32}$$

Ex A machine has a 39 bit architecture with one word long inst<sup>n</sup>. It has 64 registers each of which is 32 bit long. It needs to support 45 inst<sup>n</sup> which has an immediate operand in addition to 2 reg operands. Assuming that immediate operand is an unsigned integer. Find the maximum value of a immediate operand.



→ add. of the operand = addressing effective address (EA)

Ex. For the Inst<sup>n</sup> shown what values loaded in the accumulator for each addressing mode.

Ri = 800

800	900
9000	\$000
1000	500

### (i) Immediate

LOAD 800 (data)

effective address  
 $800 = 1000000000000000$

1100	600
1600	700

### (ii) Direct

- | data     | EA   | AC   |
|----------|------|------|
| LOAD 800 | 800  | 800  |
| LOAD 800 | 800  | 900  |
| LOAD 800 | 900  | 1000 |
| LOAD 800 | 1600 | 1000 |

immediate.	EA	AC
Direct	601	800
indirect	800	900
index	900	1000
	1600	1000

→ PC relative addressing mode.

## Data Path Design

$M \times S \rightarrow \text{Multiplicand}$

$S \times 1010 \rightarrow \text{Multiplier}$

$m_3 m_2 m_1 m_0$   
 $a_3 a_2 a_1 a_0$   
 $m_3 a_0 m_2 a_0 m_1 a_0 m_0 a_0$   
 $m_3 a_1 m_2 a_1 m_1 a_1 m_0 a_1$

$0000$   
 $1011$   
 $1101110$


Partial products. to store this  
4 registers are required.

$$R = \boxed{00000000} \quad \text{using single register.}$$


$$R = \begin{array}{r} 00000000 \\ + 1011 \\ \hline \end{array}$$

$$R = \boxed{00010110}$$

bit of partial product



## Diagram



→ 4 bit multiplication requires  $16 (4^2)$  blocks, more complex than 16 bit multiplication, but speed is high.

Multiplicand = 1101

Multiplier = 1011

C	AC	Multiplier	
0	0000	1011	if 1 added with ac.
0	1101	1011	
0	0110	1101	// shift right
1	0011	1101	
0	1001	1110	// shift right
0	0100	1111	// sum with ac. (0)
1	0011	1111	
0	1001	1111	// shift right

4 steps are required.

Ex

Multiplicand = 0111

Multiplier = 1000

C

0

0

0

0

0

0

AC

0000

0000

0000

0000

0000

0000

0000

Multiplier

1000

0100

0010

0001

0001

1001


1000

0001

1001

 $\rightarrow (56)_{10}$  $(-13) \times (+11)$ 

10011



AC	M1	Q	Mnd
00000	01011	0	10011
01101	01011	0	sub ] $\rightarrow$ I
00110	10101	1	ASR. ]
00011	01010	1	ASR. ] $\rightarrow$ II
10110	01010	1	add. ] $\rightarrow$ III
copy 11011	00101	0	ASR.]
01000	00101	0	sub. ] $\rightarrow$ IV
00100	00010	1	ASR. ]

AC

Mr<sup>2</sup>

Q

Mnd.

10111 00010

1 0 Sub. J - V

11011 10001

0 Asr. J

Ans