

400 mA nano-quiescent synchronous step-down converter with digital voltage selection, Power Good and AUX switch



Features

- 500 nA input quiescent current at V_{IN} = 3.6 V (not switching)
- 92% typical efficiency at 10 mA load (V_{IN} = 3.6 V, V_{OUT} = 2.5 V)
- 100% duty cycle
- 1.8 V to 5.5 V input operating range
- Undervoltage lockout: 1.57 V (V_{IN} falling, typ.)
- Up to 400 mA output current capability
- · Low power control operation for the best efficiency
- · Embedded soft-start circuit
- Tiny external components: L = 2.2 μH typ.
- Settable inductor current limitation
- Selectable output voltages: 1.0 V to 3.3 V
- · Output voltage Power Good
- ±1.5% output voltage accuracy (V_{OUT}, T_A = 25 °C)
- Dynamic output voltage selection (D0, D1 and D2)
- Auxiliary load switch Vout2 (AUX control input)
- Available in TQFN12 package

Applications

- Wearable applications
- Personal tracking monitors
- · Smart watches, sport bands
- Energy harvesting, wireless sensors
- Wearable and fitness accessories
- · Industrial sensors, portable low power devices
- Single cell Li-lon battery applications
- Bluetooth[®] low energy
- Zigbee

Description

The ST1PS02 is a nano-quiescent miniaturized synchronous step-down converter, which is able to provide up to 400 mA output current with an input voltage ranging from 1.8 V to 5.5 V. This converter is specifically designed for applications where high efficiency, PCB size and thickness are the key factors. The output voltage can be set using three digital control inputs, a V_{OUT} from 1.0 V to 3.3 V can be dynamically selected. Thanks to the enhanced PCC (peak current control) the ST1PS02 reaches very high efficiency conversion using just a 2.2 μ H inductor and two small capacitors. The device embeds a controlled load switch to supply a subsystem with same voltage rail. Advanced design circuitry is implemented to minimize the quiescent current. The device is available in thin plastic package.

Product status link

ST1PS02



1 Application schematic

EN GPIO -PGOOD [**₽**R1 L1 Vout Vin ▶ 免 **□** VIN SW[TUOV GPIC Vcc C2 ST1PS02 GND **GPIO** D0 Low voltage **C**3 Vout2 system VOUT2[GPIO-D1 GPIO AUX[GPIO-____ D2 **GPIO** CL[**∏** R2

Figure 1. ST1PS02 application schematic

Table 1. Typical external components

Component	Description	Value	Size - imperial (metric)
C ₁	Ceramic capacitor with low ESR values		0603 (1608)
C ₂ , C ₃	Ceramic capacitor with low ESR values	low ESR values	
L1	Inductor	2.2 µH	0806 (2016)
R ₁	Pull-up resistor	1 ΜΩ	0402 (4005)
R ₂	Current limit resistor	0 Ω	0402 (1005)

DS13206 - Rev 3 page 2/23



Pin configuration

Figure 2. TQFN12 package (top through view)

Table 2. Pin description

Name	Bump name	Description	
AUX	1	Enable for the auxiliary output voltage	
VIN	2	Input supply voltage. Bypass this pin to ground with a 10 μF capacitor	
SW	3	Switching output. Inductor connection	
GND	4	Ground	
VOUT	5	Sense pin used to monitor output voltage	
Vout2	6	Auxiliary output pin with OCP (100 mA max. load)	
PGOOD	7	Open drain output. It is in high impedance when the output voltage reaches 97.5% of the target V_{OUT}	
CL	8	Current limit set. Connect to GND sets the default value (750 mA min.). An external resistor connected to GND can be used to adjust this parameter with a lower value (resistor values are reported on Table 6. Electrical characteristics	
D0	9		
D1	10	Output voltage selection inputs (refer to Table 7. Output voltage settings)	
D2 11			
EN	12	Enable pin. High logic level turns on the IC	

DS13206 - Rev 3 page 3/23



3 Functional pin description

GND

Device ground pin.

VIN

Supply voltage. This pin supplies power to the internal analog and digital circuitries when voltage is higher than V_{UVLO} . Bypass this pin to GND with a 10 μ F ceramic capacitor. Input capacitor C_1 must be chosen with low ESR to reduce the input voltage ripple.

SW

Inductor connection to internal PMOS and NMOS switches.

VOUT

Output voltage sense input. It provides the feedback voltage level to the regulation circuitry. 10 μ F output capacitor C_2 must be connected close to the pin or through a short trace and should have low ESR to reduce the output voltage ripple.

EN

Enable pin. A logic low level on this pin disables the device. High level enables the device. Do not leave this pin floating.

D0, D1, D2

Output voltage selection pins. See Table 7. Output voltage settings for V_{OUT} selection. Do not leave these pins floating. These pins can be dynamically changed during operation.

PGOOD

Power Good open drain output. If used it requires a pull-up resistor to hold a high level signal. High impedance indicates that V_{OUT} is above proper good threshold.

AUX

Load switch selection pins. Vout2 output is activated when this pin is at high level. Held to ground if auxiliary output (Vout2) is not used or if it should be disabled.

Vout2

Auxiliary output. It provides the same regulated voltage level as main output (VOUT) less drop on the load switch circuitry. 10 μ F output capacitor C_3 must be connected close to the pin or through a short trace and should have low ESR to reduce the output voltage ripple. This output is controlled from a soft-start circuit, if unused can be left open.

CL

Current limit threshold input. Held to ground if not used and default current limitation is the proper value. For smaller current values a pull-down resistor must be used.

DS13206 - Rev 3 page 4/23



4 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	Power and signal supply voltage	- 0.3 to + 6.5	V
EN, D0, D1, D2, AUX	Logic input pins	- 0.3 to + 6.5	V
CL	Current limitation input pin	- 0.3 to + 6.5	V
V _{OUT} , SW	Output signal monitoring and switching pins	-0.3 to V _{IN} + 0.3	V
Vout2	Load switch output pin	- 0.3 to + 6.5	V
PGOOD	Power Good open drain output pin	- 0.3 to + 6.5	V
T _{AMB}	Operating ambient temperature	-40 to 85	°C
T _J	Junction temperature	-40 to 125	°C
T _{STG}	Storage temperature	-55 to 150	°C

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

Table 4. Thermal data

Symbol	Parameter	TQFN12	Unit
R_{thJA}	Thermal resistance junction-ambient	75	°C/W

Table 5. Recommended operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IN}	Input supply voltage	1.8		5.5	V

DS13206 - Rev 3 page 5/23



5 Electrical characteristics

 C_1 = 10 μ F, C_2 = 10 μ F, C_3 = 10 μ F, L1=2.2 μ H, R_1 = 1 MOhm, R_2 = 0 Ohm, V_{IN} =3.6 V, V_{EN} = V_{IN} , V_{OUT} =1.8 V, V_{A} =25 °C unless otherwise specified.

Table 6. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
General	section				'	
		EN=V _{IN} , AUX=GND, I _{OUT} =0 A,				
		V _{OUT} =1.8 V, device does not switch,		500	1000	nA
IQ	Quiescent current	V _{IN} =2.5 V to 5.5 V				
		EN=V _{IN} , AUX=V _{IN} , I _{OUT} =0 A, V _{OUT} =1.8 V,				
		device not switching		2	4	μA
ISD	Shutdown current	EN=GND, shutdown current into V _{IN}		10	200	nA
		V _{IN} rising		1.63	1.72	V
V_{UVLO}	Undervoltage lockout threshold	V _{IN} falling	1.51	1.57		V
		Hysteresis		65		m۷
V _{th100%+}	100% mode leave threshold	V_{IN} rising, 100% mode is disabled with V_{IN} = V_{OUTnom} + $V_{th100\%+}$		300		
V _{th100%} -	100% mode enter threshold	V_{IN} falling, 100% mode is entered with V_{IN} = V_{OUTnom} + $V_{th100\%}$ -		200		m∨
Output v	oltage					
.,	Output voltage range	Output voltages are selected with pins D0, D1, D2	1.0		3.3	٧
V _{OUT}	Output voltage accuracy	V _{IN} = 3.6 V, whole V _{OUT} range, I _{OUT} =100 mA	-1.5		1.5	%
t _{ONmin}	Minimum on-time	V _{IN} = 3.6 V, V _{OUT} = 2 V, I _{OUT} = 0 A		225		ns
t _{OFFmin}	Minimum off-time	V _{IN} =2.3V		50		ns
t _{startupd}	Start-up delay time	V _{EN} from low to high, V _{IN} = 3.6 V, V _{OUT} = 1.8 V	1		5	ms
R _{OUTDIS}	Output discharge MOSFET on- resistance	V _{EN} = GND		30		Ω
Logic in	outs (EN, D0, D1, D2)					
V _{IL}	Low level input voltage threshold	V _{IN} =1.8 V to 5.5 V			0.3	
V _{IH}	High level input voltage threshold					V
Power sv	witch				Į.	
R _{DS(on)}	High-side MOSFET on- resistance	V _{IN} = 3.6 V, I _{SW} = 400 mA		0.38	0.45	Ω
-(-,	Low-side MOSFET on-resistance			0.14	0.2	
I _{LIM1}	High-side MOSFET switch current limit	1.8 V ≤ V _{IN} ≤ 5.5 V, CL=GND	750		1000	mA
I _{LIM2}	High-side MOSFET switch current limit	$1.8 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{CL=1 M}\Omega$	500		800	111/
I _{LIM3}	High-side MOSFET switch current limit	$1.8 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{CL=}2.2 \text{ M}\Omega$		250		m/
		I and the second				

DS13206 - Rev 3 page 6/23



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{LIMSS}	High-side MOSFET switch current limit during soft-start	Reduced switch current limit during soft-start period (typ. 400 µs)		280	360	mA
Power G	ood output (PGOOD)					
V _{thpg}	Power Good threshold voltage	Rising output voltage on V _{OUT} pin, referred to V _{OUT} selected (D0, D1, D2)	95	97.5		%
V _{thpgH}		Hysteresis	-4	-3.5	-2.5	
V _{OL}	Low level output voltage	$1.8 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, \text{E}_{\text{N}} = \text{GND}, \text{ current into PGOOD}$ pin, $\text{I}_{\text{PGOOD}} = 4 \text{ mA}$			0.23	V
Auxiliary	output (Vout2)					
R _{AUX}	Load switch on-resistance	I _{Load} =100 mA, Aux=V _{IN}		0.6	0.8	
R _{disc2}	Auxiliary output discharge MOSFET on-resistance (discharger)	I _{Load} =100 mA, Aux=GND		30	50	Ω
tr_aux	Vaux rise time	Starting with AUX low-to-high transition, time to ramp V_{LOAD} from 0 V to 95% V_{OUT} = 1.8 V, $2.2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$, I_{LOAD} = 1 mA		315	600	μs

DS13206 - Rev 3 page 7/23



Table 7. Output voltage settings


Device	D2	D1	D0	V _{OUT}
	0	0	0	1.40 V
	0	0	1	1.45 V
	0	1	0	1.50 V
CT4DCCCAOTD	0	1	1	1.55 V
ST1PS02AQTR	1	0	0	1.60 V
	1	0	1	1.65 V
	1	1	0	1.70 V
	1	1	1	1.75 V
	0	0	0	1.8 V
	0	0	1	1.9 V
	0	1	0	2.0 V
ST1PS02BQTR	0	1	1	2.1 V
STIPSUZBQTR	1	0	0	2.2 V
	1	0	1	2.3 V
	1	1	0	2.4 V
	1	1	1	2.5 V
	0	0	0	2.6 V
	0	0	1	2.7 V
	0	1	0	2.8 V
ST1PS02CQTR	0	1	1	2.9 V
STIFSUZCQTK	1	0	0	3.0 V
	1	0	1	3.1 V
	1	1	0	3.2 V
	1	1	1	3.3 V
	0	0	0	1.10 V
	0	0	1	1.15 V
	0	1	0	1.20 V
ST1PS02DQTR	0	1	1	1.25 V
STIFSUZDQTN	1	0	0	1.30 V
	1	0	1	1.35 V
	1	1	0	1.00 V
	1	1	1	1.05 V

DS13206 - Rev 3 page 8/23



6 ST1PS02 block diagram

Figure 3. Block diagram



DS13206 - Rev 3 page 9/23



7 Operation description

The ST1PS02 is an ultra-low quiescent new generation buck converter. It targets a very small quiescent current consumption (typical 500 nA) and it guarantees high efficiency operation even down to few microampere loads.

It is based on a hysteretic comparator that senses the coil ripple current that is held constant in all operation modes. The device has seamless transition between PFM (pulse frequency modulation) and PWM (pulse width modulation) mode with low ripple and good load transient response.

In order to maintain constant ripple current on the selected coil, the device changes switching frequency, which also depends on input supply voltage. During PWM mode (heavy load), the device operates in continuous conduction up to 400 mA and switching frequency can reach 2 MHz maximum.

7.1 Power save mode

At light load the device enters automatically power save mode with total current consumption from the input power supply of 500 nA typical; during this condition most of the internal blocks are turned off in order to reach ultra-low power consumption. During this time, the load current is supported by the output capacitor.

7.2 Output voltage

The device allows the output voltage selection without an external resistor divider. Standard digital inputs are used to configure the device to supply a fixed output voltage according to Table 7. Output voltage settings. The V_{OUT} pin must be connected directly and as close as possible to the inductor terminal to obtain the best performance and get the best output voltage regulation. The output voltage can be dynamically changed to implement voltage scaling.

7.3 Output discharge and UVLO

The device embeds a fast output discharge circuitry active when the enable pin is held to ground (EN=gnd) or when the input supply voltage reaches the minimum voltage level set by the UVLO protection circuit (undervoltage lock-out protection circuit). The UVLO rising threshold at 1.63 V (typ.) guarantees a proper device supply voltage operation. The output discharge function is available for the ST1PS02xQTR versions.

7.4 Soft-start and current limitation

The device embeds a fixed soft-start circuit active during a limited time period (few ms). This feature allows the inrush current to be minimized from the power supply in case of weak source. During this period internal circuit reduces to 280 mA the typical switch current limit.

7.5 100% duty cycle operation

The device enters 100% duty cycle operation if the input voltage comes close to the selected output voltage. During this mode, the regulator is turned off and output pin is directly connected to the input pin through the high-side MOSFET. The output voltage follows the input level minus the voltage drop across the internal MOSFET and the inductor. Once the input voltage exceeds the 100% duty cyle leave threshold, the device restarts to switch and regulates the select output voltage again.

7.6 Auxiliary output (Vout2)

The Aux pin controls Vout2 output. It provides the same regulated voltage level as the main output (V_{OUT}) less drop on the load switch circuitry, when Aux pin tied high. The Vout2 pin allows connecting/disconnecting the other system load to the output of the ST1PS02.


7.7 Power Good flag


The Power Good comparator monitors the selected V_{OUT} voltage. The Power Good open drain output is in high impedance when the V_{OUT} reaches the correct voltage level while it switches to low level when V_{OUT} falls below the normal voltage level.

DS13206 - Rev 3 page 10/23




8 Typical performance characteristics







DS13206 - Rev 3 page 11/23












DS13206 - Rev 3 page 12/23












DS13206 - Rev 3 page 13/23










DS13206 - Rev 3 page 14/23





DS13206 - Rev 3 page 15/23




9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 TQFN12 (2.0x1.7x0.55 mm) package information

Figure 27. TQFN12 (2.0x1.7x0.55 mm) package outline




DS13206 - Rev 3 page 16/23



Table 8. TQFN12 (2.0x1.7x0.55 mm) mechanical data

Combal	Milimeters					
Symbol	Min.	Тур.	Max.			
Α	0.40	0.50	0.55			
A1	0.00	0.03	0.05			
A2	0.28	0.38	0.48			
A3		0.125				
b	0.15	0.20	0.25			
D	1.60	1.70	1.80			
E	1.90	2.00	2.10			
е		0.40				
L	0.35	0.45	0.55			
aaa		0.15				
bbb		0.10				
ccc		0.08				
ddd		0.05				
eee		0.10				

Figure 28. TQFN12 (2.0x1.7x0.55 mm) recommended footprint



DS13206 - Rev 3 page 17/23



10 Ordering information

Table 9. Ordering information

Order codes	Output voltages	Output discharge	Package	Packing	
ST1PS02AQTR	1.40 V to 1.75 V, 50 mV steps	Yes			
ST1PS02A1QTR	1.40 v to 1.75 v, 50 mv steps	No			
ST1PS02BQTR	1.8 V to 2.5 V, 100 mV steps No ITR Yes	to 2.5 V 100 mV steps			
ST1PS02B1QTR		No	TQFN12	Tape and reel	
ST1PS02CQTR		Yes	(2.0x1.7 mm) 400 µm pitch	Tape and Teel	
ST1PS02C1QTR	2.6 V to 3.3 V, 100 mV steps	V steps No	1.0 V to 5.5 V, 100 HIV steps		
ST1PS02DQTR	1.0 V to 1.35 V, 50 mV steps	Yes			
ST1PS02D1QTR	1.0 v to 1.55 v, 50 mv steps	No			

DS13206 - Rev 3 page 18/23



Revision history

Table 10. Document revision history

Date	Version	Changes
17-Feb-2020	1	Initial release.
17-Mar-2020	2	Updated Section 5 Electrical characteristics. Minor text changes throughout the document.
20-Mar-2020	3	Updated PGOOD an EN description in Table 2, IQ test condition in Table 6 and Block diagram.

DS13206 - Rev 3 page 19/23



Contents

1	App	olication schematic	2
2	Pin	configuration	3
3	Fun	ctional pin description	4
4	Max	kimum ratings	5
5	Elec	ctrical characteristics	6
6	ST1	PS02 block diagram	9
7	Ope	eration description	10
	7.1	Power save mode	10
	7.2	Output voltage	10
	7.3	Output discharge and UVLO	10
	7.4	Soft-start and current limitation	10
	7.5	100% duty cycle operation	10
	7.6	Auxiliary output (Vout2)	10
	7.7	Power Good flag	10
8	Турі	ical performance characteristics	11
9	Pac	kage information	16
	9.1	TQFN12 (2x1.7x0.55) package information	16
10	Ord	ering information	18
Rev	ision	history	



List of tables

Table 1.	Typical external components	2
Table 2.	Pin description	3
Table 3.	Absolute maximum ratings	5
Table 4.	Thermal data	5
Table 5.	Recommended operating conditions	5
Table 6.	Electrical characteristics	6
Table 7.	Output voltage settings	8
Table 8.	TQFN12 (2.0x1.7x0.55 mm) mechanical data	17
	Ordering information	
Table 10.	Document revision history	19



List of figures

igure 1.	ST1PS02 application schematic	
igure 2.	TQFN12 package (top through view)	. 3
igure 3.	Block diagram	
igure 4.	Efficiency vs load, V _{OUT} = 1.8 V	
igure 5.	Efficiency vs V _{IN} , V _{OUT} = 1.8 V	
igure 6.	Efficiency vs load, V _{OUT} = 2.5 V	11
igure 7.	Efficiency vs V _{IN} , V _{OUT} = 2.5 V	11
igure 8.	100% mode, V _{OUT} = 1.8 V, 50 mA load	12
igure 9.	100% mode, V _{OUT} = 2.5 V, 50 mA load	12
igure 10.	V _{OUT} change, 1.8 V to 2.5 V to 1.8 V, I _{OUT} = 5 mA, V _{IN} = 3.6 V	12
igure 11.	Output ripple, V_{IN} =3.6 V, V_{OUT} = 1.8 V, I_{OUT} = 10 μ A	12
igure 12.	Output ripple, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 1 mA	12
igure 13.	Output ripple, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 50 mA	12
igure 14.	Output ripple, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 150 mA	13
igure 15.	Output ripple, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 250 mA	13
igure 16.	Start-up, V _{IN} =3.6 V, V _{OUT} =1.8 V, no load	13
igure 17.	Disable, V _{IN} =3.6 V, V _{OUT} =1.8 V, no load	13
igure 18.	Start-up, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 100 mA	13
igure 19.	Disable, V _{IN} =3.6 V, V _{OUT} = 1.8 V, I _{OUT} = 100 mA	13
igure 20.	Load transient, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} =50 µA to 10 mA	
igure 21.	Load transient, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 0 to 100 mA	14
igure 22.	Load transient, V _{IN} =3.6 V, V _{OUT} =1.8 V, I _{OUT} = 10 to 100 mA	14
igure 23.	Start-up, V _{IN} = 3.6 V, Vout2 = 1.8 V, no load	14
igure 24.	Disable, V _{IN} = 3.6 V, Vout2 = 1.8 V, no load	14
igure 25.	Start-up, V _{IN} = 3.6, Vout2 = 1.8 V, I _{OUT} = 100 mA	14
igure 26.	Disable, V _{IN} = 3.6 V, Vout2 = 1.8 V, I _{OUT} = 100 mA	15
igure 27.	TQFN12 (2.0x1.7x0.55 mm) package outline	
igure 28.	TQFN12 (2.0x1.7x0.55 mm) recommended footprint	17

DS13206 - Rev 3 page 22/23



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS13206 - Rev 3 page 23/23