

# **AN818**

## Manipulating the Stack of the PIC18 Microcontroller

Author: Ross M. Fosler

Microchip Technology Inc.

### INTRODUCTION

Traditionally, the microcontroller stack has only been used as a storage space for return addresses of subroutines or interrupt routines, where all 'push' and 'pop' operations were hidden. For the most part, users had no direct access to the information on the stack. The PIC18 microcontroller diverges from this tradition slightly. With the new PIC18 core, users now have access to the stack and can modify the stack pointer and stack data directly. Having such levels of access to the stack allows for some unique and interesting programming possibilities.

This application note describes specific information, registers, and instructions related to accessing the stack. An example is also included demonstrating a very simple task manager, an essential element for a real-time operating system (RTOS).

#### ACCESSING THE STACK

#### General Access

The entire stack of the PIC18 microcontroller is not mapped to memory. However, the top of the stack is mapped and is very simple to access during normal program operation. For stack access, four registers are provided in the Special Function Register (SFR) bank. They are:

- TOSU
- TOSH
- TOSL
- STKPTR


The top of the stack is provided in registers TOSU, TOSH, and TOSL. Each stack memory location is 21-bits wide. Thus, register TOSU is only five-bits wide, while registers TOSH and TOSL are eight-bits wide.

The pointer to the top of the stack is provided in register STKPTR. The pointer is only five-bits wide, which accounts for a stack depth of 32 words. However, the first location is not counted, since it is not physically a memory location in the stack. The first location always contains the value 000000h, which means there are only 31 usable locations in the stack. Figure 1 shows the stack.

To access the data on the stack, the user only has to write the 5-bit pointer to the STKPTR register. The data is available in the TOS registers on the following instruction cycle.

Note: Interrupts MUST be disabled when modifying the TOS or the STKPTR. If they are not disabled, users run the risk of causing unexpected program redirection.

FIGURE 1: THE PIC18 STACK



#### Instructions

Aside from general access, there are two new instructions directly targeted for stack manipulation: PUSH and POP. Executing the PUSH instruction auto-increments the stack pointer and pushes the current program counter (PC) value to the TOS. Executing the POP instruction decrements the stack pointer.

## THOUGHTS ABOUT STACK MANIPULATION

There are several possible applications for using the stack space. Some of them include:

- Program redirection
- · Holding data/Passing parameters
- Calculating jumps
- · Creating a software return stack


Among a number of possibilities, program redirection is probably the most dominant application for the PIC18 microcontroller. Having access to the stack allows access to the return addresses of interrupts and function calls. Thus, the program direction can be changed by modifying the return addresses or adding to them. The flow chart in Figure 2 presents an example of using the stack manipulation for program redirection.

In Figure 2, program direction is altered based on the number of data samples collected. After X number of samples, the pointer to an analysis function is forced onto the stack. Then, the interrupt ends normally. However, execution does not return to the main routine but to the analysis function. Example 1 outlines how program redirection may occur in code.

There is a distinct advantage to the program flow of Figure 2 versus non-stack manipulating operation. The analysis function is transparent to the main routine. To the main routine, the analysis function remains part of the interrupt, yet from the interrupt perspective, the

analysis routine is not part of the interrupt. The net result is the data sampling interrupt routine will never lose data due to long analysis times.

FIGURE 2: MODIFIED RETURN FLOW CHART



#### **EXAMPLE 1: PROGRAM REDIRECTION**


```
MyInterruptRoutine
                                  ; Data collection interrupt
   decfsz DATA COUNT, F
                                  ; Check for 8 samples
   retfie
                                  ; Resume normal execution
   movlw
           0x08
          DATA COUNT
   movwf
                                  ; Reset counter
   incf
           STKPTR, F
                                  ; Increment stack pointer
   movlw
           low MyAvgRoutine
                                  ; Load the TOS to point to averaging routine
   movwf
           TOSL
   movlw
           high MyAvgRoutine
   movwf
           TOSH
   movlw
           upper MyAvgRoutine
   movwf
           TOSU
   retfie
                                  ; Do average
MyAvgRoutine
                                  ; Average
   return
```

## A STACK MANIPULATION EXAMPLE: A SIMPLE TASK MANAGER

The simple task manager shown in the appendices (the task manager code in Appendix C, with the supporting files in the other documents) is another example of program redirection. However, TIMERO is the trigger source to indicate program redirection. Thus, TIMERO acts as a program timer, or more appropriately, a task timer. When a task runs out of time, the task manager forces a swap to the next task in the list. Therefore, the task manager is preemptive.

The task manager uses the stack a little differently than it was traditionally designed to do. The stack is separated into four user defined blocks, one block for each task. There can be as many as four tasks running simultaneously, where each task has some subroutine, or interrupt return vector space. Figure 3 gives an example of how the stack may be divided. It can be divided differently according to the application. The lowest order block holds the pointers for the first task in the list.

FIGURE 3: AN EXAMPLE OF DIVIDING THE STACK



The task manager also manages the Special Function Registers (SFRs) to maintain data between task swaps. Without this, each task would have its data destroyed and cease to function as expected. Thus, the SFR data is stored in the General Purpose Registers (GPRs). As in the stack configuration, what SFRs are stored is defined by the user, in order to minimize wasting memory and process time.

There are two levels of priority assigned to each task. One priority is the position in the task list. Thus, Task 1 is the first to run and so on. The second level of priority is time. Each task has a time associated to it; low priority tasks ideally get less time and high priority tasks get more time. Basically, each task is assigned a percentage of the total process time.

This simple task manager gives the user the advantage of writing multiple programs, as if each program were on independent microcontrollers, yet run them on only one microcontroller. The task manager keeps track of the important registers and manages time so the user does not have to address all independent tasks as one large task. Of course, with time and space critical applications, this independent program concept is not always the best option.

#### **MEMORY USAGE**

The program memory usage of the task manager in Appendix C varies depending on how it is compiled into the application. Table 1 lists the smallest and largest. The percentages are calculated for the PIC18C452.

TABLE 1: PROGRAM MEMORY USAGE

	Memory	% Used
Minimum	248	0.76%
Maximum	524	1.60%

Like program memory, data memory is also dependent on the application. Table 2 shows the maximum and minimum data memory usage.

TABLE 2: DATA MEMORY USAGE

	Memory	% Used
Minimum	23	1.50%
Maximum	77	5.01%

#### CONCLUSION

Having access to the stack on PIC18 microcontrollers allows the user to apply some advanced programming techniques to 8-bit microcontroller applications. The task manager demonstrated in this application note shows how even sophisticated programming concepts can be executed in a small package.

#### APPENDIX A: SAMPLE PROGRAM

#### Software License Agreement

The software supplied herewith by Microchip Technology Incorporated (the "Company") is intended and supplied to you, the Company's customer, for use solely and exclusively on Microchip products.

The software is owned by the Company and/or its supplier, and is protected under applicable copyright laws. All rights are reserved. Any use in violation of the foregoing restrictions may subject the user to criminal sanctions under applicable laws, as well as to civil liability for the breach of the terms and conditions of this license.

THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

```
******************
; A Simple Task Manager v1.00 by Ross Fosler
; This is a small demonstration of the task manager.
; ***********************************
#include <define.inc>; Definitions
     #include PROC INCLUDE; Processor include file
     #include macroins.inc; Complex p18 instructions
     #include tm_inst.inc; Task Manager instructions
     EXTERN ALT STATUS, ALT W0; Must be included
VAR1
   UDATA ACS
INT1 CODE
; ********************
; This is the interrupt handler for all interrupts other than TIMERO.
; TIMERO is dedicated to the task manager. Interrupt latency in the \,
; TM is 8 instruction cycles. The STATUS and WREG is already saved.
InterruptHandler
    btfsc INTCON, INTOIF, A ; Check INTO
    goto HandleINT0
    btfsc INTCON, RBIF, A
                        ; Check interrupt on change
    goto HandleRBChange
     retfint
                         : Macro to return from interrupt
                        ; This line must me included
     GLOBAL
            InterruptHandler
 *******************
; ***********************************
     CODE
; ********************
; Use this section to include any setup code upon power-up or reset.
```

```
Setup
      clrf
      return
      GLOBAL
              Setup
TSK1 CODE
; This is a demonstration task. Each task can trigger a task swap by
; using the 'swptsk' macro. Otherwise, the task manger will
; automatically swap at the end of its cycle.
Task1
      nop
      nop
      btg
           LATB,5
     nop
      swptsk
                           ; Force the TM to swap
            LATB,7
      btg
      btg
            LATB,6
      nop
      swptsk
      bra
           Task1
     GLOBAL Task1 ; This line must me included
; ********************
TSK2 CODE
; ********************
; This is a demonstration task.
Task2
      btg
          LATB,4
                          ; Force the TM to swap
     swptsk
      bra
          Task2
             Task2 ; This line must me included
      GLOBAL
```

© 2002 Microchip Technology Inc.

**END** 

#### APPENDIX B: THE START-UP ROUTINE

```
; ********************
; A Simple Task Manager v1.00 by Ross Fosler ;
; This is the start-up routine for the task manager.;
 ********************
     #include <define.inc>
     #include PROC_INCLUDE
                          ; Processor include file
     #include <var.inc>
     #include <macroins.inc>
TEST CODE 0x00
     bra
          0x200
TEST2 CODE 0x08
     bra 0x208
; ********************
STRT CODE 0x0200
         TMSetup
     goto
INT CODE 0x0208
     goto TaskManager
; **********************
; ***********************************
; ********************
;This routine sets up all important registers for PIC OS2 to run
;properly.
TMSetup
IFDEF SETUP NAME
    call SETUP_NAME
                             ; Do some user setup
ENDIF
     movlw TIMER_PRESCALE
                             ; Set Prescaler
     movwf TOCON, A
                             ; Force 8-bit mode
     bsf TOCON, TO8BIT, A
     bsf TOCON, TMROON, A
                              ; Turn TMR0 on
     clrf TASK_POINTER, A
                              ; Init the important registers
     clrf TABLE_POINTER, A
     clrf TASK_COMMAND, A
          TASK COMMAND, A
     clrf TASK_COUNTER, A
     movlw TASK1
                              ; Prime the task table
     movff WREG, TASK TABLE
     movlw TASK2
     movff WREG, TASK TABLE + 1
     movlw TASK3
     movff WREG, TASK_TABLE + 2
     movlw
          TASK4
     movff WREG, TASK TABLE + 3
IFDEF TASK1_NAME
                              ; Seed task1
     movff TASK TABLE, STKPTR
     movlw low TASK1 NAME
     movwf TOSL, A
```

```
movlw high TASK1 NAME
      movwf
             TOSH, A
      clrf
             TOSU, A
      incf
             TASK_COUNTER, F, A
ENDIF
IFDEF TASK2 NAME
                               ; Seed task2
      movff TASK_TABLE+1, STKPTR
      movlw low TASK2_NAME
      movwf TOSL, A
      movlw high TASK2_NAME movwf TOSH, A
      clrf
             TOSU, A
             TASK_COUNTER, F, A
      incf
ENDIF
IFDEF TASK3_NAME
                                    ; Seed task3
      movff TASK_TABLE+2, STKPTR
      movlw low TASK3_NAME
      movwf TOSL, A
      movlwhigh TASK3_NAME
      movwf TOSH, A
      clrf TOSU, A
      incf TASK_COUNTER, F, A
ENDIF
IFDEF TASK4 NAME
                                    ; Seed task4
      movff TASK_TABLE+3, STKPTR
      movlw low TASK4_NAME
      movwf TOSL, A movlw high TASK4_NAME
      movwf TOSH, A
      clrf
             TOSU, A
      incf
             TASK_COUNTER, F, A
ENDIF
      movlw TASK1
                                    ; Reset the stack pointer
      movwf STKPTR, A
      movlw high TASK INFO TABLE ; Setup priority
      movwf
             FSR0H
      movlw low TASK_INFO_TABLE
      movwf FSR0L
      movlw ((TASK1 TIME * 4) + 0x00)
      movwf POSTINCO, A
      movlw ((TASK2_TIME * 4) + 0x01)
      movwf POSTINCO, A
      movlw ((TASK3_TIME * 4) + 0x02)
movwf POSTINCO, A
      movlw ((TASK4_TIME * 4) + 0x03)
      movwf POSTINCO, A
      movlw TASK1 TIME
                                    ; Init the timer
      comf
             WREG, W, A
      bcf
             WREG, 0, A
      bcf
             WREG, 1, A
      movwf TMR0L, A
                                  ; No priority levels
      bcf
             RCON, IPEN, A
             INTCON, TMR0IE, A ; Enable timer 0 interrupt
      bsf
      bsf
             INTCON, GIE, A
                                   ; Enable global interrupts
      return 0
      END
```

#### APPENDIX C: THE TASK MANAGER

```
; A Simple Task Manager v1.00 by Ross Fosler ;
; ********************
      #include <define.inc>
                                ; Processor include file
      #include PROC_INCLUDE
      #include <macroins.inc>
TM_SCRATCH
           UDATA
TEMP res 1
; ********************
IFDEF
               INT_HAND_NAME
      EXTERN
               INT_HAND_NAME
ENDIF
IFDEF
               SAVE BSR
  EXTERN
              BACKUP_BSR
ENDIF
IFDEF
               SAVE FSR0L
               BACKUP_FSR0L
 EXTERN
ENDIF
IFDEF
               SAVE FSR0H
      EXTERN
               BACKUP FSR0H
ENDIF
IFDEF
              SAVE FSR1L
      EXTERN
               BACKUP FSR1L
ENDIF
              SAVE FSR1H
IFDEF
                BACKUP FSR1H
     EXTERN
ENDIF
             SAVE_PRODH
IFDEF
     EXTERN
               BACKUP_PRODH
ENDIF
IFDEF
               SAVE PRODL
      EXTERN
               BACKUP_PRODL
ENDIF
             SAVE FSR2L
              BACKUP_FSR2L
     EXTERN
      EXTERN
                ALT_FSR2L
ENDIF
IFDEF
               SAVE FSR2H
      EXTERN
               BACKUP_FSR2H
                 ALT_FSR2H
      EXTERN
ENDIF
IFDEF
               SAVE_TBLPTRU
```

```
EXTERN
             BACKUP TBLPTRU
ENDIF
 IFDEF
           SAVE_TBLPTRH
     EXTERN BACKUP_TBLPTRH
ENDIF
           SAVE TBLPTRL
IFDEF
   EXTERN BACKUP_TBLPTRL
ENDIF
 IFDEF
          SAVE_TABLAT
     EXTERN BACKUP_TABLAT
ENDIF
      EXTERN
                TASK_TABLE, TASK_INFO_TABLE
      EXTERN
                BACKUP_WREG, BACKUP_STATUS
      EXTERN
                TASK_POINTER, TABLE_POINTER, TASK_COUNTER
      EXTERN
                TASK_COMMAND, TASK_BUFFER
                TASK_COMMAND, TASK_BUFFER, ALT_W0
      EXTERN
      EXTERN
                ALT_STATUS
; **********************
IFDEF LFSR_BUG
                               ; Macro to work around lfsr bug
ldfsr2 macro JUNK, MYLIT movff WREG, TEMP
      movlw high MYLIT
movwf FSR2H
      movlw low MYLIT
      movwf FSR2L
      movff TEMP, WREG
      endm
ELSE
ldfsr2 macro _FSR, _REG
            _FSR, _REG
      lfsr
      \verb"endm"
ENDIF
; **********************
   CODE
TМ
; ********
TaskManager
   GLOBAL TaskManager
; *** Stop the Timer *********************
     bcf TOCON, TMROON, A ; Stop the timer
; *********************************
; *** Save Important Data *********************
      movwf ALT_W0, A
                               ; Copy WREG
      movff STATUS, ALT_STATUS ; Copy STATUS
; *** Test the Interrupt Source ***
       INT_HAND_NAME
      btfss INTCON, TMR0IF, A
      goto NT_HAND_NAME
                                ; Check other interrupt sources
ENDIF
```

TABLE\_POINTER, W, A movf IFDEF SAVE FSR2L movff FSR2L, ALT\_FSR2L ENDIF IFDEF SAVE\_FSR2H movff FSR2H, ALT\_FSR2H ENDIF ldfsr2 2, TASK\_TABLE
movff STKPTR, PLUSW2
ldfsr2 2, BACKUP\_WREG ; Save pointer to TOS ; Save WREG movff ALT\_W0, PLUSW2
ldfsr2 2, BACKUP\_STATUS
movff ALT\_STATUS, PLUSW2 ; Save STATUS IFDEF SAVE BSR ldfsr2 movff 2, BACKUP\_BSR ; Save BSR BSR, PLUSW2 ENDIF SAVE FSROH ldfsr2 2, BACKUP\_FSR0H movff FSR0H, PLUSW2 ; Save FSR0H ENDIF SAVE\_FSROL
ldfsr2 2, BACKUP\_FSROL
movff FSROL, PLUSW2 IFDEF ; Save FSR0L ENDIF IFDEF SAVE FSR1H ldfsr2 2, BACKUP\_FSR1H movff FSR1H, PLUSW2 ; Save FSR1H ENDIF ldfsr2 2, BACKUr\_... -ff FSR1L, PLUSW2 IFDEF 2, BACKUP\_FSR1L ; Save FSR1L ENDIF IFDEF SAVE FSR2H ldfsr2 2, BACKUP\_FSR2H movff ALT\_FSR2H, PLUSW2 ; Save FSR2H ENDIF SAVE\_FSkzL 2, BACKUP\_FSR2L ALT\_FSR2L, PLUSW2 IFDEF SAVE FSR2L ldfsr2 ; Save FSR2L movff ENDIF SAVE PRODH ldfsr2 2, BACKUP\_PRODH ; Save PRODH movff PRODH, PLUSW2 ENDIF IFDEF SAVE PRODL 2, BACKUr\_-PRODL, PLUSW2 ldfsr2 2, BACKUP\_PRODL ; Save PRODL movff

ENDIF

```
IFDEF
               SAVE TBLPTRU
      ldfsr2 2, BACKUr_ib_.
TOUTH TBLPTRU, PLUSW2
                2, BACKUP TBLPTRU
                                   ; Save TBLPTRU
ENDIF
IFDEF
               SAVE TBLPTRH
      ldfsr2 2, BACKUP TBLPTRH
                                   ; Save TBLPTRH
              TBLPTRH, PLUSW2
      movff
ENDIF
              SAVE_TBLPTRL
2, BACKUP_TBLPTRL
IFDEF
      ldfsr2
                                   ; Save TBLPTRL
              TBLPTRL, PLUSW2
      movff
ENDIF
IFDEF
               SAVE TABLAT
      ldfsr2
              2, BACKUP_TABLAT
                                   ; Save TABLAT
               TABLAT, PLUSW2
      movff
ENDIF
; ***************
; *** Increment the Task Pointer ****************
IncrementTaskPointer
     incf ASK POINTER, F, A ; Increment the task pointer
; *** Reset Interrupt Flag ********************
      bcf NTCON, TMR0IF, A ; Clear interrupt
; ******************************
; *** Test the Task Pointer *******************
      movf
             TASK COUNTER, W, A
               TASK_POINTER, A
                                   ; Is the pointer lt the counter?
      cpfslt
      clrf
              TASK POINTER, A
                                   ; No, reset the pointer
 ************
; *** Find the task *********************
      clrf
            WREG2, A
      ldfsr2
               2, TASK INFO TABLE; Set up pointer to priority table
TstTsk movlw
                0x03
                                   ; Mask off upper 6 bits, get task no#
      andwf
               POSTINC2, W, A
                TASK_POINTER, A
      cpfseq
                                   ; Does the task numbers match?
      bra
               NxtTsk
                                   ; No
      movff
               WREG2, TABLE_POINTER ; Yes, store pointer
NxtTsk incf
               WREG2, F, A
                                   ; Check the next task
      movlw
                0x04
                WREG2, A
                                   ; Is the last possible task checked?
      cpfseq
      bra
                TstTsk
                TABLE POINTER, W, A
      movf
; *** Set the Priority *******************
SetPriorityTimer
      ldfsr2
                2, TASK_INFO_TABLE
                                   ; Set up pointer to priority table
      movf
                PLUSW2, W, A
      andlw
                0xFC
                                   ; Pull out priority bits
                IncrimentTaskPointer ; Goto next task if no priority
      bz
      comf
                WREG, W, A
                                   ; Invert and set TMR0
```

```
bcf
                    WREG, 0, A
        bcf
                    WREG, 1, A
        movwf
                    TMROL, A
; *** Restore the Saved data ******************
RecallSavedData
        GLOBAL RecallSavedData
              TABLE POINTER, W, A
        movf
       ldfsr2 2, TASK_TABLE
movff PLUSW2, STKPTR
ldfsr2 2, BACKUP_WREG
                                             ; Restore pointer to TOS
                                                  ; Restore WREG
       movff PLUSW2, ALT_W0
ldfsr2 2, BACKUP_STATUS
movff PLUSW2, STATUS
                                                  ; Restore STATUS
 IFDEF
                    SAVE BSR
        ldfsr2
movff
                    2, BACKUP_BSR
                                                  ; Restore BSR
                    PLUSW2, BSR
 ENDIF
 IFDEF
                  SAVE FSROH
       ldfsr2 2, BACKUP_FSR0H
movff PLUSW2, FSR0H
                                                ; Restore FSR0H
 ENDIF
       SAVE_FSROL
ldfsr2 2, BACKUP_FSROL
movff PLUSW2, FSROL
 IFDEF
                                                  ; Restore FSR0L
 ENDIF
 IFDEF
                  SAVE FSR1H
       ldfsr2 2, BACKUP_FSR1H
movff PLUSW2, FSR1H
                                                  ; Restore FSR1H
 ENDIF
       ldfsr2 2, BACKUr_ic.
PLUSW2, FSR1L
 IFDEF
                    SAVE FSR1L
                    2, BACKUP_FSR1L
                                                  ; Restore FSR1L
 ENDIF
 IFDEF
                  SAVE FSR2H
       ldfsr2 2, BACKUP_FSR2H
movff PLUSW2, ALT_FSR2H
                                                  ; Restore FSR2H
 ENDIF
                SAVE_F5K2L
2, BACKUP_FSR2L
PLUSW2, ALT_FSR2L
 IFDEF
                    SAVE FSR2L
        ldfsr2
                                                  ; Restore FSR2L
        movff
 ENDIF
                  SAVE PRODH
       ldfsr2 2, BACKUP_PRODH
                                                  ; Restore PRODH
        movff
                  PLUSW2, PRODH
 ENDIF
 IFDEF
                    SAVE PRODL
   ldfsr2
                    2, BACKUP_PRODL
                                                  ; Restore PRODL
                    PLUSW2, PRODL
   movff
 ENDIF
 IFDEF
                     SAVE_TBLPTRU
```

```
ldfsr2 2, BACKUP_TBLPTRU
movff PLUSW2 TRLPTRU
                                 ; Restore TBLPTRU
      movff
              PLUSW2, TBLPTRU
ENDIF
               SAVE_TBLPTRH
IFDEF
     ldfsr2
              2, BACKUP_TBLPTRH
                                  ; Restore TBLPTRH
     movff
               PLUSW2, TBLPTRH
ENDIF
               SAVE TBLPTRL
IFDEF
            2, BACKUP_TBLPTRL ; Restore TBLPTRL PLUSW2, TBLPTRL
      ldfsr2
      movff
ENDIF
IFDEF
              SAVE_TABLAT
              2, BACKUP TABLAT
                                  ; Restore TABLAT
              PLUSW2, TABLAT
ENDIF
IFDEF
               SAVE FSR2H
     movff
               ALT_FSR2H, FSR2H
ENDIF
               SAVE FSR2L
IFDEF
     movff
              ALT FSR2L, FSR2L
ENDIF
      movff
           ALT_W0, WREG
; *** Start the Timer ********************
     bsf TOCON, TMROON, A
                                ; Start the timer
; ****************
     retfie 0
; *********************
      END
```

© 2002 Microchip Technology Inc.

#### **APPENDIX D: VARIABLES**

```
; ********************
; A Simple Task Manager v1.00 by Ross Fosler
; Variables used for the task manager.
; ********************
  CONSTANT
          TABLE DEPTH = 0 \times 04
 ******************
; ********************
     EXTERN TaskManager
 IFDEF TASK1_NAME
                          ; Include any pre-defined tasks
  EXTERN TASK1_NAME
 ENDIF
 IFDEF
          TASK2_NAME
  EXTERN TASK2_NAME
 ENDIF
         TASK3 NAME
  EXTERN TASK3 NAME
 ENDIF
IFDEF
      TASK4_NAME
   EXTERN TASK4_NAME
 ENDIF
     SETUP_NAME
IFDEF
     EXTERN SETUP_NAME
; ***********************************
; **********************************
    udata acs
; *******************
TASK POINTER
                           ; Pointer to running task
             res 1
TABLE_POINTER res 1
                           ; Pointer to data tables
            res 1
TASK COUNTER
                           ; Number of tasks
     GLOBAL TASK_POINTER, TABLE_POINTER, TASK_COUNTER
ALT_W0
             res 1
                          ; An alternate WREG
ALT STATUS
            res 1
                          ; An alternate STATUS
IFDEF
          SAVE_FSR2L
                           ; An alternate FSR2L
ALT_FSR2L
          res 1
 GLOBAL
            ALT FSR2L
ENDIF
         SAVE FSR2H
IFDEF
                         ; An alternate FSR2H
ALT_FSR2H
          res 1
            ALT_FSR2H
 GLOBAL
 ENDIF
                           ; Register globally available to control
TASK COMMAND
             res 1
                           ; tasks
TASK_BUFFER
             res 1
                           ; Buffer to hold a new task
```

GLOBAL TASK COMMAND, TASK BUFFER, ALT WO GLOBAL TASK\_COMMAI
GLOBAL ALT STATUS \*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* ; \* res TABLE\_DEPTH TASK TABLE ; Table for holding pointers BACKUP\_WREG res TABLE\_DEPTH
BACKUP\_STATUS res TABLE\_DEPTH
TASK\_INFO\_TABLE res TABLE\_DEPTH ; Task number and priority table BACKUP\_WREG GLOBAL TASK TABLE, TASK INFO TABLE GLOBAL BACKUP WREG, BACKUP STATUS IFDEF SAVE\_BSR BACKUP\_BSR \_\_ res TABLE\_DEPTH
GLOBAL BACKUP\_BSR ENDIF IFDEF SAVE\_FSR0L BACKUP\_FSR0L res TABLE\_DEPTH
GLOBAL BACKUP\_FSR0L ENDIF IFDEF SAVE\_FSROH BACKUP\_FSR0H res TABLE\_DEPTH GLOBAL BACKUP FSR0H ENDIF IFDEF SAVE\_FSR1L BACKUP\_FSR1L res TABLE\_DEPTH GLOBAL BACKUP FSR1L ENDIF IFDEF SAVE\_FSR1H BACKUP\_FSR1H res TABLE\_DEPTH GLOBAL BACKUP FSR1H ENDIF IFDEF SAVE\_PRODH BACKUP\_PRODH res TABLE\_DEPTH
GLOBAL BACKUP\_PRODH ENDIF IFDEF SAVE\_PRODL BACKUP\_PRODL res TABLE\_DEPTH
GLOBAL BACKUP\_PRODL ENDIF IFDEF SAVE\_TBLPTRU BACKUP\_TBLPTRU res TABLE\_DEPTH GLOBAL BACKUP TBLPTRU ENDIF IFDEF SAVE\_TBLPTRH BACKUP\_TBLPTRH res TABLE\_DEPTH GLOBAL BACKUP TBLPTRH ENDIF IFDEF SAVE TBLPTRL BACKUP\_TBLPTRL res TABLE\_DEPTH

BACKUP\_TBLPTRL

GLOBAL

ENDIF

IFDEF SAVE\_TABLAT

BACKUP\_TABLAT res TABLE\_DEPTH
GLOBAL BACKUP\_TABLAT

ENDIF

SAVE\_FSR2L IFDEF

BACKUP\_FSR2L res TABLE\_DEPTH
GLOBAL BACKUP\_FSR2L

ENDIF

IFDEF SAVE\_FSR2H

BACKUP\_FSR2H res TABLE\_DEPTH
GLOBAL BACKUP\_FSR2H

ENDIF

; \*

#### APPENDIX E: COMPLEX MACRO INSTRUCTIONS

```
; Some common macros for PIC18 by Ross Fosler
; v1.00
       01/05/01
  brset MYFILE, MYBIT, MYBANK, WHERE; Bit tests
  brclr MYFILE, MYBIT, MYBANK, WHERE
  cffblt MYFILE1, MYFILE2, MYBANK, WHERE; Compare file w/ file
  cffbgt MYFILE1, MYFILE2, MYBANK, WHERE
  cffbeq MYFILE1, MYFILE2, MYBANK, WHERE
  cffbne MYFILE1, MYFILE2, MYBANK, WHERE
  cflblt MYFILE1, MYLIT1, MYBANK, WHERE; Compare file w/ literal
  cflbgt MYFILE1, MYLIT1, MYBANK, WHERE
  cflbeq MYFILE1, MYLIT1, MYBANK, WHERE
  cflbne MYFILE1, MYLIT1, MYBANK, WHERE
  movlf MYLIT, MYFILE, MYBANK
                                         ; Move literal to file
                                        ; Add file to file
        MYFILE1, MYFILE2, MYDIRECTION, MYBANK
  addfl MYFILE1, MYLIT1, MYDIRECTION, MYBANK
                                         ; Add file to literal
  andff MYFILE1, MYFILE2, MYDIRECTION, MYBANK
                                         ; And file to file
                                         ; And file to literal
  andfl MYFILE1, MYLIT1, MYDIRECTION, MYBANK
  iorff MYFILE1, MYFILE2, MYDIRECTION, MYBANK
                                        ; Ior file to file
  iorfl MYFILE1, MYLIT1, MYDIRECTION, MYBANK
                                         ; Ior file to literal
  xorff MYFILE1, MYFILE2, MYDIRECTION, MYBANK
                                        ; Xor file to file
  xorfl MYFILE1, MYLIT1, MYDIRECTION, MYBANK
                                         ; Xor file to literal
 *********************
eau 0
             ; To WREG
W
     equ 1
             ; To FILE
             ; Use Access Bank
     equ 1
              ; Use BSR
WREG2 equ PRODH
WREG3 equ PRODL
; *** Common Branch Instructions **********************************
; Notes:W is destroyed except for brset and brclr.
     All branching is limited to 7 bits in either direction of the
     PC, thus these branch instructions cannot reach all memory.
; ********************
; *** BRanch if bit is SET
brset macro MYFILE, MYBIT, MYBANK, WHERE
     btfsc MYFILE, MYBIT, MYBANK
           WHERE
     bra
     endm
; *** BRanch if bit is CLeaR
brclr macro MYFILE, MYBIT, MYBANK, WHERE
     btfss MYFILE, MYBIT, MYBANK
           WHERE
     bra
     endm
; **********************************
; *********************
; *** Compare File with File and Branch if Less Than
; *** IF F1 < F2 THEN branch
```

```
cffblt macro MYFILE1, MYFILE2, MYBANK, WHERE
             MYFILE2, W, MYBANK
      subwf MYFILE1, W, MYBANK
      bn
             WHERE
      endm
; *** Compare File with File and Branch if Greater Than
; *** IF F1 > F2 THEN branch
cffbgt macro MYFILE1, MYFILE2, MYBANK, WHERE
      movf
             MYFILE1, W, MYBANK
      subwf MYFILE2, W, MYBANK
      bn
             WHERE
      endm
; *** Compare File with File and Branch if EQual
; *** IF F1 = F2 THEN branch
cffbeq macro MYFILE1, MYFILE2, MYBANK, WHERE
            MYFILE1, W, MYBANK
      movf
      subwf MYFILE2, W, MYBANK
      bz
             WHERE
      {\tt endm}
; *** Compare File with File and Branch if Not Equal
; *** IF F1 <> F2 THEN branch
cffbne macro MYFILE1, MYFILE2, MYBANK, WHERE
      movf MYFILE1, W, MYBANK
      subwf MYFILE2, W, MYBANK
      bnz
             WHERE
      endm
                 ***********
; *******************
; *** Compare File with Literal and Branch if Less Than
; *** IF F1 < L1 THEN branch
cflblt macro MYFILE1, MYLIT1, MYBANK, WHERE
      movlw MYLIT1
      subwf MYFILE1, W, MYBANK
      bn
             WHERE
      endm
; *** Compare File with Literal and Branch if Greater Than
; *** IF F1 > L1 THEN branch
cflbgt macro MYFILE1, MYLIT1, MYBANK, WHERE
           MYFILE1, W, MYBANK
      sublw MYLIT1
             WHERE
      bn
      endm
; *** Compare File with Literal and Branch if EQual
; *** IF F1 = L1 THEN branch
cflbeq macro MYFILE1, MYLIT1, MYBANK, WHERE
            MYFILE1, W, MYBANK
      movf
      sublw MYLIT1
      bz
             WHERE
             endm
; *** Compare File with Literal and Branch if Not Equal
; *** IF F1 <> L1 THEN branch
cflbne macro MYFILE1, MYLIT1, MYBANK, WHERE
      movf
             MYFILE1, W, MYBANK
      sublw MYLIT1
             WHERE
      bnz
      endm
 ****************
```

```
; *** MOVe Literal to File ***************************
; Notes:W is destroyed in this macro.
movlf macro MYLIT, MYFILE, MYBANK
     movlw
          MYLIT
     movwf MYFILE, MYBANK
     endm
; *** ADD File to File ********************************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
addff macro MYFILE1, MYFILE2, MYDIRECTION, MYBANK
           MYFILE2, W, MYBANK
     movf
     addwf MYFILE1, MYDIRECTION, MYBANK
     endm
; *** ADD File to Literal *****************************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
addfl macro MYFILE1, MYLIT1, MYDIRECTION, MYBANK
     movlw
          MYLIT1
     addwf MYFILE1, MYDIRECTION, MYBANK
     endm
; *** AND File to File ********************************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
andff macro MYFILE1, MYFILE2, MYDIRECTION, MYBANK
           MYFILE2, W, MYBANK
     andwf MYFILE1, MYDIRECTION, MYBANK
     endm
; **********************************
; *** AND File to Literal *****************************
; Notes:Direction selects either the WREG or FILE1.
;
     W is destroyed in this macro.
    macro MYFILE1, MYLIT1, MYDIRECTION, MYBANK
andfl
     movlw
          MYLIT1
     andwf MYFILE1, MYDIRECTION, MYBANK
     endm
; *** Inclusive OR File to File ***********************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
iorff macro MYFILE1, MYFILE2, MYDIRECTION, MYBANK
     movf
          MYFILE2, W, MYBANK
     iorwf MYFILE1, MYDIRECTION, MYBANK
     endm
```

```
; *** Inclusive OR File to Literal *********************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
iorfl macro MYFILE1, MYLIT1, MYDIRECTION, MYBANK
      movlw MYLIT1
      iorwf MYFILE1, MYDIRECTION, MYBANK
      endm
; ********************
; *** XOR File to File *************************
; Notes:Direction selects either the WREG or FILE1.
      W is destroyed in this macro.
xorff macro MYFILE1, MYFILE2, MYDIRECTION, MYBANK
      movf
          MYFILE2, W, MYBANK
      xorwf MYFILE1, MYDIRECTION, MYBANK
      endm
; ********************
; *** XOR File to Literal ******************************
; Notes:Direction selects either the WREG or FILE1.
     W is destroyed in this macro.
xorfl macro MYFILE1, MYLIT1, MYDIRECTION, MYBANK
     movlw MYLIT1
      xorwf MYFILE1, MYDIRECTION, MYBANK
      endm
 *****************
```

#### APPENDIX F: TASK MANAGER MACROS

```
; ********************
; A Simple Task Manager v1.00 by Ross Fosler
; Commands for the Task Manager
; ********************
swptsk macro
     bsf
          INTCON, TMR0IF, A
                              ; Force an interrupt
    endm
; *******************
retfint macro
     movffALT_STATUS, STATUS; Return STATUSmovffALT_W0, WREG; Return WREG
     bsf
          TOCON, TMROON, A
                              ; Start the timer
     retfie
     \verb"endm"
; ********************
```

#### APPENDIX G: DEFINITION FILE

```
; ********************
; A Simple Task Manager v1.00 by Ross Fosler
; This is a definition file used to incorporate tasks and
; priorities at the start of the task manager.
. ***********************************
; ********************
; The values after correspond to the position in the hardware stack
; used by the tasks. Position 0 is not valid since it is set to
; always return a 0x0000 (reset).
#DEFINE
       TASK1 0x01
#DEFINE TASK2 0x08
#DEFINE TASK3 0x10
#DEFINE
       TASK4 0x18
; The following defines the time allotted to the preloaded tasks.
; The value 0x00 corresponds to a null task; values 0x01 through 0x3F
; set the \max allowed time for the task to run before it is
; interrupted.
#DEFINE
       TASK1 TIME 0x3F
     TASK2_TIME 0x02
#DEFINE
     TASK3_TIME 0x00
#DEFINE
#DEFINE
      TASK4 TIME 0x00
; **********************************
; ***********************************
; The following defines the names of the preloaded tasks. Uncomment
; or comment these as necessary for preloaded tasks. There must
; be at least one task to pre-load.
       TASK1 NAME Task1
#DEFINE
#DEFINE
       TASK2 NAME Task2
; #DEFINE TASK3_NAME Task3Name
; #DEFINE TASK4 NAME Task4Name
; This value affects the task time. Valid range from 0x00 to 0x07.
#DEFINE
       TIMER PRESCALE 0x04
; Set the name of the interrupt handler. Comment out if none.
; #DEFINE INT HAND NAME InterruptHandler
; *********************
; Set the name of the setup routine. Comment out if none.
#DEFINE SETUP NAME
                 Setup
                      **********
```

```
; ********************
; Set up the SFRs to be managed by the task manager. Comment out the
; registers that are not shared across more than one task. It is best
; to comment out as many as possible to reduce memory usage and % \left( 1\right) =\left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left( 1\right) +\left( 1\right) \left( 1\right) \left
; task manager execution length.
                                                        SAVE_FSR0H
#DEFINE
#DEFINE SAVE_FSR0L
#DEFINE SAVE_FSR1H
                                                SAVE_FSR1L
SAVE_FSR2H
#DEFINE
#DEFINE
#DEFINE SAVE FSR2L
#DEFINE SAVE_PRODH
#DEFINE SAVE_PRODL
#DEFINE SAVE BSR
#DEFINE SAVE_TBLPTRU
#DEFINE SAVE_TBLPTRH
#DEFINE
                                                SAVE_TBLPTRL
                                                          SAVE TABLAT
#DEFINE
; ***********************
; ***********************
; Setup the specific processor file to use.
#DEFINE
                                                       PROC INCLUDE
                                                                                                                                                                    P18C452.INC
; **********************
; Uncomment if the device has the lfsr bug.
#DEFINE
                                                  LFSR BUG
```

# APPENDIX H: SOURCE CODE FOR THIS APPLICATION NOTE

In addition to the complete source code listings presented here, all of the programs discussed in this application note are available to users as a Zip file archive. The archive, which also includes all necessary include and assembler files, may be downloaded from the Microchip website at:

www.microchip.com

#### Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



## WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

#### **Corporate Office**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

#### Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### **Boston**

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

#### Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

#### **New York**

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

#### China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

#### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

#### Hong Kong

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

#### Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

#### Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### **EUROPE**

#### Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

#### France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

#### **United Kingdom**

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02